Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-09-22 13:01:16 +03:00
Code Issues Packages Projects Releases Wiki Activity
51,098 Commits 25 Branches 192 Tags
02cf2a8a3dadb4fd871cb96acec2e2c2dedb136c
Commit Graph

3955 Commits

Author SHA1 Message Date
Mahavir Jain
d5dff24868 Merge branch 'fix/remove_nonexistent_crypto_registers_c61_v6.0' into 'release/v6.0' 
Remove non-existent crypto registers (ESP32-C61) (v6.0)

See merge request espressif/esp-idf!49450
 2026-06-29 19:01:30 +05:30
Jiang Jiang Jian
87d6d58dc8 Merge branch 'fix/move_system_retention_to_esp_hw_support_v6.0' into 'release/v6.0' 
refactor(esp_hw_support): move system_periph_retention from soc to esp_hw_support (v6.0)

See merge request espressif/esp-idf!49750
 2026-06-29 15:41:21 +08:00
Jiang Jiang Jian
e3ef21aa13 Merge branch 'feat/support_usb_wakeup_v6.0' into 'release/v6.0' 
feat: support usb as wakeup source from light sleep (v6.0)

See merge request espressif/esp-idf!49502
 2026-06-29 15:39:20 +08:00
Jiang Jiang Jian
f881254b0f Merge branch 'fix/esp_idf_lp_uart_wakeup_muti_times_v6.0' into 'release/v6.0' 
fix(ulp): fix lp uart keep wakeup triggered v6.0

See merge request espressif/esp-idf!49399
 2026-06-29 15:38:47 +08:00
harshal.patil
a9b74b5219 fix(soc): Remove non-existent crypto registers (ESP32-C61) 2026-06-29 12:27:50 +05:30
morris
3576e8a4d4 Merge branch 'bugfix/gpspi_flash_freq_calc_v6.0' into 'release/v6.0' 
fix(spi_flash): gpspi flash clock could reach higher frequency (v6.0)

See merge request espressif/esp-idf!49441
 2026-06-29 10:18:04 +08:00
wuzhenghui
c669729707 refactor(esp_hw_support): move system_periph_retention from soc to esp_hw_support 2026-06-17 12:18:57 +08:00
JiangGuangMing
e89a04d89e feat(sleep/usb): support usb as wakeup source from light sleep 
Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-06-11 09:13:20 +08:00
Aditya Patwardhan
94be07050f change(secure_boot): mark ECDSA based Secure Boot V2 as insecure on affected SoCs 
ECDSA based Secure Boot V2 is not functional for certain input vectors on
ESP32-C5/C61/H2/P4 and on the preview targets ESP32-H4/H21. RSA based Secure
Boot V2 is the recommended scheme where the SoC supports it. This issue will be
fixed in a future hardware ECO revision; more details will be shared through the
hardware errata document.

A new hidden Kconfig option SECURE_BOOT_V2_ECDSA_INSECURE marks the affected
mass-production SoCs (ESP32-C5/C61/H2/P4). On these SoCs, when hardware Secure
Boot V2 is enabled, the ECDSA (V2) signing scheme is no longer offered by
default; it must be turned on explicitly via SECURE_BOOT_V2_FORCE_ENABLE_ECDSA
under "Allow potentially insecure options" (CONFIG_SECURE_BOOT_INSECURE). App
signing without hardware Secure Boot is not affected. Note that ESP32-C61 has no
RSA based Secure Boot V2, so it has no Secure Boot scheme enabled by default.

The preview targets ESP32-H4 and ESP32-H21 mark ECDSA Secure Boot V2 as not
supported in their SoC capabilities instead of using the option above. As
ESP32-H4 has no other Secure Boot V2 scheme, Secure Boot is disabled entirely on
it; ESP32-H21 retains RSA based Secure Boot V2.

The security documentation keeps the ECDSA Secure Boot V2 content visible and
adds a warning describing the limitation (including that ECDSA Secure Boot V2 on
ESP32-C61 is not recommended for production). CI apps that exercise ECDSA Secure
Boot V2 on the affected SoCs set CONFIG_SECURE_BOOT_V2_FORCE_ENABLE_ECDSA
accordingly.
 2026-06-10 18:06:48 +05:30
Song Ruo Jing
a242565623 fix(spi_flash): gpspi flash clock could reach higher frequency 2026-06-09 21:56:36 +08:00
hebinglin
f088b73ea8 fix(ulp): fix lp uart keep wakeup triggered 2026-06-08 19:49:42 +08:00
Chen Jichang
d1a64bffc0 refactor(clk_tree): use general api to enable the clk 2026-05-15 13:55:37 +08:00
Jiang Jiang Jian
e5191e1612 Merge branch 'bugfix/idf_13957_v6.0' into 'release/v6.0' 
bugfix: fix wifi loss packet and missing interrupt issues when switching root clock source

See merge request espressif/esp-idf!48432
 2026-05-15 12:32:25 +08:00
Mahavir Jain
36f3329a23 Merge branch 'feature/recovery_bootloader_support_v6.0' into 'release/v6.0' 
feat(bootloader): Support recovery bootloader for ESP32P4 (v6.0)

See merge request espressif/esp-idf!48468
 2026-05-15 09:52:49 +05:30
Marius Vikhammer
97c1ba269a Merge branch 'feature/update_efuse_table_esp32h4_v6.0' into 'release/v6.0' 
feat(efuse): Update efuse table for ESP32-H4 (v6.0)

See merge request espressif/esp-idf!48248
 2026-05-15 09:54:28 +08:00
Jiang Jiang Jian
0e34961c91 Merge branch 'feat/soc_usb_fsls_phy_num_backport_v6.0' into 'release/v6.0' 
feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets (backport v6.0)

See merge request espressif/esp-idf!47937
 2026-05-14 15:14:14 +08:00
Konstantin Kondrashov
9e03819d91 feat(efuse): Update efuse table for ESP32-H4 2026-05-14 14:42:49 +08:00
morris
ba0b59f9d4 Merge branch 'backport/h264_regdma_retention_v6.0' into 'release/v6.0' 
feat(esp32p4): add H264 REGDMA link and sleep retention module

See merge request espressif/esp-idf!48375
 2026-05-14 11:57:50 +08:00
Konstantin Kondrashov
a742bd519a feat(bootloader): Support recovery bootloader for ESP32P4/C61 2026-05-13 10:18:15 +03:00
sibeibei
86a9823e5e fix(wifi): fix modem sleep flag clear failed 2026-05-12 19:22:54 +08:00
igor.masar
bcb9d60812 feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets 
Introduce SOC_USB_FSLS_PHY_NUM on ESP32-S2, ESP32-S3, ESP32-P4 and
ESP32-H4 to expose the number of FSLS USB_WRAP PHYs available on each
target. This separates FSLS USB_WRAP support from OTG/UTMI support so
that downstream code can gate FSLS PHY handling independently.
 2026-05-12 18:03:56 +08:00
sibeibei
1d16c0fbad bugfix: fix wifi loss packet and missing interrupt issues when switching root clock source 2026-05-12 15:37:53 +08:00
houhaiyan
6d3b78a8e1 feat(esp32p4): add H264 REGDMA link and sleep retention module 2026-05-11 15:10:35 +08:00
Konstantin Kondrashov
e0a6cc9a23 feat(efuse): Adds efuse calibration field for esp32c5 2026-05-07 15:59:58 +03:00
Konstantin Kondrashov
855da651d3 feat(efuse): Adds efuse for ESP32-H2 revision 1.2 2026-05-01 12:15:33 +03:00
gaoxu
1110a80f31 fix(isp): fix isp clock source error 2026-04-24 10:43:54 +08:00
Mahavir Jain
64c744abb7 docs: update PSRAM and flash encryption docs with per-page and separate key capabilities 2026-04-02 12:20:24 +05:30
Laukik Hase
2f0e634586 fix(soc): Correct the ESP32-C61 ROM stack start address 2026-03-30 18:30:22 +05:30
Jiang Jiang Jian
424a9a8c0d Merge branch 'bugfix/add_pvt_enable_flag_in_pvt_func_v6.0' into 'release/v6.0' 
feat(pvt): add pvt enable flag & change pvt limit & sleep adapt time on release v6.0

See merge request espressif/esp-idf!46808
 2026-03-24 10:30:43 +08:00
Jack
12f56a1333 Revert "disable PVT feature for esp32c5" 
This reverts commit bfb052dbac.
 2026-03-23 20:28:50 +08:00
morris
ed6a7e267e Merge branch 'fix/32mb_120m_v6.0' into 'release/v6.0' 
fix(spi_flash): 1. Fix flash 120m in qio mode failed on esp32p4 (with 32M map enabled) 2. Add C61 32M flash support (backport v6.0)

See merge request espressif/esp-idf!46042
 2026-03-23 16:14:19 +08:00
C.S.M
cb7c429747 feat(jpeg): support jpeg sleep retention on esp32p4 2026-03-23 11:18:23 +08:00
morris
b4424ddf4d Merge branch 'feature/dma2d_with_flash_encryption_v6.0' into 'release/v6.0' 
feat(dma2d, ppa): Support flash encryption for DMA2D and PPA (v6.0)

See merge request espressif/esp-idf!46796
 2026-03-23 11:07:58 +08:00
Jiang Jiang Jian
81daeadf9f Merge branch 'esp32h4_debug_asistant_v6.0' into 'release/v6.0' 
feat(esp32h4): add assist_debug/bus_monitor support (v6.0)

See merge request espressif/esp-idf!45949
 2026-03-23 10:38:51 +08:00
Song Ruo Jing
163a95614c feat(dma2d,ppa): Support flash encryption for DMA2D and PPA 2026-03-20 16:53:29 +08:00
C.S.M
52d5b1a173 fix(spi_flash): Fix esp32p4 120m flash suspend failed 2026-03-20 15:21:22 +08:00
Frantisek Hrbata
15f885bbf0 fix(soc/cmake): fix the usage of the uninitialized variable 
The `srcs` list variable is used without initialization when building
for linux target. Initialize it explicitly.

Signed-off-by: Frantisek Hrbata <frantisek.hrbata@espressif.com>
 2026-03-20 08:13:26 +01:00
morris
23e199d646 Merge branch 'feature/esp32c61_flash_psram_timing_tuning_v6.0' into 'release/v6.0' 
feat(mspi): support 120MHz flash and psram for esp32c61 (v6.0)

See merge request espressif/esp-idf!45886
 2026-03-20 13:55:06 +08:00
morris
308feafe23 Merge branch 'docs/fixed_bitscrambler_typo_v6.0' into 'release/v6.0' 
docs(pms): fixed bitscrambler typo in pmu module (v6.0)

See merge request espressif/esp-idf!46792
 2026-03-20 13:43:25 +08:00
laokaiyao
114417d067 docs(pms): fixed bitscrambler typo in pmu module 2026-03-20 10:58:04 +08:00
Jiang Jiang Jian
37580eaf5d Merge branch 'fix/c61_wp_bp_nums_v6.0' into 'release/v6.0' 
Fix number of available BPs/WPs for esp32c61 (v6.0)

See merge request espressif/esp-idf!46032
 2026-03-20 10:35:51 +08:00
Jiang Jiang Jian
208229bbf8 Merge branch 'fix/restore_ble_mesh_c5_c61_v6.0' into 'release/v6.0' 
Fix/restore ble mesh c5 c61 (v6.0)

See merge request espressif/esp-idf!45539
 2026-03-20 10:22:32 +08:00
morris
ba4fe933c2 Merge branch 'feat/usb_max_size_backport_v6.0' into 'release/v6.0' 
fix(esp_hal_usb): Add API for transfer max size (backport v6.0)

See merge request espressif/esp-idf!46222
 2026-03-20 10:21:12 +08:00
Jiang Jiang Jian
204ad1c7ef Merge branch 'feat/support_rv_fp_retention_v6.0' into 'release/v6.0' 
feat(esp_hw_support): support rv fp retention (v6.0)

See merge request espressif/esp-idf!46521
 2026-03-20 10:17:11 +08:00
Jiang Jiang Jian
779fd7a52c Merge branch 'feat/support_p4_clk_tree_ref_cnt_v6.0' into 'release/v6.0' 
feat(esp_hw_support): support clock tree management for esp32p4 (v6.0)

See merge request espressif/esp-idf!46444
 2026-03-20 10:16:53 +08:00
Jiang Jiang Jian
d65170e2fb Merge branch 'bugfix/fix_external_coexistence_depends_on_wifi_connect_issue_v6.0' into 'release/v6.0' 
Bugfix/fix external coexistence depends on wifi connect issue v6.0(Backport v6.0)

See merge request espressif/esp-idf!46313
 2026-03-20 10:15:39 +08:00
Jiang Jiang Jian
dfa5e5d53a Merge branch 'bugfix/esp_idf_s3_deepsleep_dead_v6.0' into 'release/v6.0' 
fix(hal): fix the issue of dual-core contention for RTC_CNTL regs(v6.0)

See merge request espressif/esp-idf!46180
 2026-03-20 10:15:14 +08:00
Marius Vikhammer
7666c090ba Merge branch 'feature/efuse_adds_fields_v6.0' into 'release/v6.0' 
feat(efuse): Adds efuse flash fields for esp32c2 (v6.0)

See merge request espressif/esp-idf!45339
 2026-03-20 10:07:17 +08:00
Marius Vikhammer
613f8eaaed Merge branch 'feat/esp_hal_sdmmc_v6.0' into 'release/v6.0' 
sd: esp_hal_sd component (v6.0)

See merge request espressif/esp-idf!45623
 2026-03-20 10:04:21 +08:00
morris
3ae282f796 Merge branch 'change/deprecate_tcm_and_use_scp_v6.0' into 'release/v6.0' 
tcm: deprecated tcm and added scp memory utils (v6.0)

See merge request espressif/esp-idf!46588
 2026-03-19 23:34:57 +08:00