Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-07-23 03:13:01 +03:00
Code Issues Packages Projects Releases Wiki Activity
48,548 Commits 26 Branches 187 Tags
9e0b06d2b1d93e3ff29bde6dcbbea1ca02027083
Commit Graph

2542 Commits

Author SHA1 Message Date
Jiang Jiang Jian
f409428bf3 Merge branch 'bugfix/esp32c5_encrypted_flash_write_v6.0' into 'release/v6.0' 
fix(spi_flash): Add CPU frequency switching during flash encrypted write (v6.0)

See merge request espressif/esp-idf!44304
 2025-12-21 15:28:33 +08:00
Jiang Jiang Jian
ff9d18afea Merge branch 'fix/p4_fixed_mdc_config_v6.0' into 'release/v6.0' 
fix(esp_eth): fixed ESP32P4 CSR clock range used to determine MDC (v6.0)

See merge request espressif/esp-idf!44224
 2025-12-21 15:19:34 +08:00
Jiang Jiang Jian
bef4d8c5ae Merge branch 'feature/support_7.6.1_pvt_auto_dbias_v6.0' into 'release/v6.0' 
feat(esp32c6): auto adjust LDO voltage using pvt function (v6.0)

See merge request espressif/esp-idf!44103
 2025-12-21 14:55:30 +08:00
morris
51769ab2c8 Merge branch 'fix/p4_eco5_enable_special_test_6.0' into 'release/v6.0' 
fix(ci)p4 eco5 enable special test (v6.0)

See merge request espressif/esp-idf!44127
 2025-12-17 11:36:35 +08:00
Xiao Xufeng
ae7124abe3 feat(spi_flash): implement dynamic CPU frequency switching workaround for encrypted writes 
This commit implements a workaround that allows ESP32-C5 to run at 240MHz CPU frequency
normally, while automatically reducing CPU frequency during encrypted flash writes to
ensure correct operation. The frequency limit is chip revision dependent:
- v1.2 and above: limited to 160MHz during encrypted writes
- v1.0 and below: limited to 80MHz during encrypted writes

Key implementation details:
- Frequency limiting is triggered automatically when esp_flash_write_encrypted() is called
- Uses start() flags (ESP_FLASH_START_FLAG_LIMIT_CPU_FREQ) to integrate with OS layer
- Works with both PM enabled and disabled configurations
- Frequency is automatically restored after encrypted write completes
- For ESP32-C5 with 120MHz flash, Flash clock and timing registers are adjusted when
  CPU frequency is reduced to 80MHz
- SPI1 timing registers are configured during frequency switching since encrypted writes
  use SPI1 and must work correctly at reduced CPU frequencies

Code improvements:
- Use SOC_MSPI_FREQ_AXI_CONSTRAINED capability macro instead of hardcoded chip checks
- Control workaround via Kconfig (CONFIG_PM_WORKAROUND_FREQ_LIMIT_ENABLED) instead of
  hardcoded macros
- Add comprehensive test cases covering various PM configurations and edge cases

This workaround enables ESP32-C5 applications to benefit from 240MHz CPU performance
while maintaining reliable encrypted flash write functionality.
 2025-12-17 01:21:45 +08:00
Ondrej Kosta
20a004f141 fix(esp_eth): fixes EMAC MDC out of the range issue 
Closes https://github.com/espressif/esp-idf/issues/17984
 2025-12-16 14:12:17 +01:00
Chen Chen
1b015d22eb refactor(esp_system): clear dependency on hal components 2025-12-16 09:11:59 +08:00
Jiang Jiang Jian
e1d2625a09 Merge branch 'bugfix/fix_regdma_data_race_v6.0' into 'release/v6.0' 
fix: add mutex protection for software trigger RegDMA start to avoid data races V6.0

See merge request espressif/esp-idf!44169
 2025-12-15 11:31:16 +08:00
morris
36134f6464 Merge branch 'refactor/ppa_dma2d_fourcc_v6.0' into 'release/v6.0' 
refactor(ppa): use fourcc for dma2d and ppa color formats (v6.0)

See merge request espressif/esp-idf!44128
 2025-12-12 12:23:22 +08:00
sibeibei
7d013fb36d fix: add mutex protection for software trigger RegDMA start to avoid data races 2025-12-11 20:31:50 +08:00
morris
5c5d78b639 Merge branch 'ci/freertos_header_v6.0' into 'release/v6.0' 
ci(header_check): Add check for public header should not include freertos  (backport v6.0)

See merge request espressif/esp-idf!44104
 2025-12-11 18:00:57 +08:00
Song Ruo Jing
190c081160 refactor(ppa): use fourcc for dma2d and ppa color formats 2025-12-11 15:20:11 +08:00
Song Ruo Jing
02178aed9b fix(ci): improve rtc_clk test stability on esp32 32k xtal 2025-12-11 15:12:46 +08:00
Song Ruo Jing
4f54d22707 fix(ci): re-enable p4 eco5 ledc, dma2d, rtc_clk test cases 2025-12-11 15:12:36 +08:00
wanckl
d3e1a4881f ci(p4): p4 eco5 enable parts of special tests 2025-12-11 15:12:10 +08:00
morris
11ce7a9011 refactor(soc): remove soc_caps_full.h 2025-12-11 10:29:01 +08:00
laokaiyao
841cb4caa1 feat(hal): graudate the adc/dac hal driver into a new component 2025-12-11 10:27:00 +08:00
laokaiyao
9657fde797 feat(hal): graudate the touch sensor hal driver into a new component 2025-12-11 10:26:55 +08:00
laokaiyao
73ebd544fd refactor(i2s): refactor of the private i2s caps 2025-12-11 10:25:42 +08:00
laokaiyao
fd918efe43 feat(hal): graudate the I2S hal driver into a new component 2025-12-11 10:25:40 +08:00
C.S.M
ed64e7bf78 ci(header_check): Add check for public header should not include freertos 2025-12-10 15:10:43 +08:00
zlq
8640b79ab8 feat(esp32c6): auto adjust LDO voltage using pvt function 2025-12-10 14:11:51 +08:00
morris
4ca7b95d83 Merge branch 'refactor/esp_hal_gpio_v6.0' into 'release/v6.0' 
refactor(gpio): split GPIO HAL into separate component (v6.0)

See merge request espressif/esp-idf!43895
 2025-12-09 16:02:49 +08:00
Alexey Gerenkov
effa1e4248 Merge branch 'feature/update-toolchain-to-esp-15.2.0_20250929.4-6d3fdb7_v6.0' into 'release/v6.0' 
Make Picolibc the default libc (v6.0)

See merge request espressif/esp-idf!43966
 2025-12-08 18:13:08 +08:00
Song Ruo Jing
62899cbba6 refactor(gpio): split GPIO HAL into separate component 
cleaned up some includes in GPIO peripheral files
 2025-12-08 14:33:26 +08:00
morris
c231e0e777 Merge branch 'refactor/bitscrambler_in_esp_hal_dma_v6.0' into 'release/v6.0' 
refactor(hal): bitscrambler hal -> esp_hal_dma, usj hal -> esp_hal_usb (v6.0)

See merge request espressif/esp-idf!43700
 2025-12-08 11:15:27 +08:00
Alexey Lapshin
ad7f4b9670 feat(esp_libc): make picolibc default libc 2025-12-06 00:08:35 +07:00
Jiang Jiang Jian
d13533ba7f Merge branch 'feat/enable_lowpower_tests_for_p4_v3_v6.0' into 'release/v6.0' 
feat: re-enable P4 pm/wakeup tests for rev3.0 (v6.0)

See merge request espressif/esp-idf!43752
 2025-12-04 16:29:47 +08:00
laokaiyao
3434e4b1d1 refactor(parlio_rx): refactor to support unaligned user payload buffer 
Closes https://github.com/espressif/esp-idf/issues/17581
 2025-12-03 11:23:06 +08:00
laokaiyao
c1ac8c10fb feat(gdma_link): support to select final node link type 2025-12-03 11:23:06 +08:00
morris
06bed0e95a Merge branch 'fix/usb_phy_on_linux_backport_v6.0' into 'release/v6.0' 
fix(usb): Fix USB PHY mocking on linux target (backport v6.0)

See merge request espressif/esp-idf!43622
 2025-11-28 10:51:36 +08:00
morris
69a76c5170 refactor(hal_dma): move bitscrambler from hal component 
because bitscrambler can't live without DMA, it's highly binded with the
GDMA peripheral.
 2025-11-27 16:06:52 +08:00
wuzhenghui
16f730c1cf feat(esp_hw_support): re-enable P4 sleep wakeup tests for rev3.0 2025-11-26 17:23:25 +08:00
armando
dfe4a6e5f7 feat(hal):graudate the camera hal driver into a new component 2025-11-26 08:42:12 +08:00
Jiang Jiang Jian
e6b82fa4a0 Merge branch 'bugfix/esp_idf_h2_flash_cs_hold_v6.0' into 'release/v6.0' 
fix(esp_hw_support): fix flash cs unhold during sleep when pd top in esp32h2 (v6.0)

See merge request espressif/esp-idf!43556
 2025-11-24 10:36:23 +08:00
Jiang Jiang Jian
ee4be1af57 Merge branch 'feat/flash_enc_using_key_manager_v6.0' into 'release/v6.0' 
Support Flash Encryption using Key Manager (v6.0)

See merge request espressif/esp-idf!43459
 2025-11-24 10:35:48 +08:00
Tomas Rezucha
0b6552abdd fix(usb): Fix USB PHY mocking on linux target 2025-11-23 17:33:28 +01:00
Alexey Gerenkov
d8e47c5e43 Merge branch 'feature/dynamic_flags_in_toolchain_cmake_v6.0' into 'release/v6.0' 
feat(build): propagate compiler flags from files to toolchain.cmake (v6.0)

See merge request espressif/esp-idf!43499
 2025-11-21 16:19:34 +08:00
morris
45fa560e98 Merge branch 'feat/make_p4_rev3_default_v6.0' into 'release/v6.0' 
p4: make v3 as default (v6.0)

See merge request espressif/esp-idf!43440
 2025-11-21 15:12:44 +08:00
morris
f050c1deb1 Merge branch 'fix/no_function_call_in_min_max_v6.0' into 'release/v6.0' 
refactor: avoid function calls inside MIN/MAX macros (v6.0)

See merge request espressif/esp-idf!43476
 2025-11-21 12:03:09 +08:00
Jiang Jiang Jian
aea8fa8c6a Merge branch 'fix/fix_c6_rtc_periph_depends_on_top_v6.0' into 'release/v6.0' 
fix(esp_hw_support): add dependency of the TOP domain to the RTC_PERIPH domain for esp32c6 (v6.0)

See merge request espressif/esp-idf!43382
 2025-11-21 11:34:56 +08:00
armando
714b022a43 ci(p4): disable p4 rev3 invalid tests temporarily 2025-11-21 02:48:05 +00:00
armando
82173ba56f refactor(sleep_cpu): suppress infinite loop warnings with compiler diagnostics 2025-11-21 02:48:05 +00:00
armando
ab314c98f1 change(p4): make v3 as default 2025-11-21 02:48:05 +00:00
morris
8242e6914b Merge branch 'feature/ledc_etm_support_v6.0' into 'release/v6.0' 
feat(ledc): add ETM support for LEDC peripheral (v6.0)

See merge request espressif/esp-idf!43401
 2025-11-21 10:38:11 +08:00
hebinglin
2d7b6a262f fix(esp_hw_support): fix flash cs unhold during sleep when pd top in esp32h2 2025-11-20 19:20:05 +08:00
harshal.patil
c1503cd847 feat(bootloader_support): Support Flash Encryption using Key Manager 2025-11-20 11:37:05 +05:30
Mahavir Jain
888e92c7d6 Merge branch 'feat/esp_tee_c61_v6.0' into 'release/v6.0' 
feat(esp_tee): Support for ESP32-C61 (v6.0)

See merge request espressif/esp-idf!43461
 2025-11-20 10:57:00 +05:30
Jiang Jiang Jian
9f4a92cf66 Merge branch 'feat/esp_idf_feat_gpioworkaround_v6.0' into 'release/v6.0' 
feat(esp_hw_support): add gpio reset workaround except esp32 & esp32s2 (v6.0)

See merge request espressif/esp-idf!43470
 2025-11-20 10:33:46 +08:00
Jiang Jiang Jian
ac180e02e4 Merge branch 'bugfix/esp_idf_h21_static_cpu_retention_v6.0' into 'release/v6.0' 
fix(esp_hw_support): fix sleep_cpu_static.c compile error (v6.0)

See merge request espressif/esp-idf!43475
 2025-11-20 10:33:28 +08:00