Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-09-28 01:04:48 +03:00
Code Issues Packages Projects Releases Wiki Activity
50,691 Commits 25 Branches 192 Tags
40de3df8542ba46ce46f15dedee0475ecbcfc9ca
Commit Graph
35035 Commits
Author SHA1 Message Date
harshal.patil 40de3df854 test(mbedtls): Add out-of-bounds test for the ECDSA hardware driver 2026-05-27 11:38:14 +05:30
Ashish Sharma 9de91ed9e5 fix(mbedtls): fixes missing check before ecdsa verify 2026-05-27 11:38:13 +05:30
Jiang Jiang Jian f9f299a9fa Merge branch 'fix/freertos_delete_with_caps_smp_race_v6.0' into 'release/v6.0' 
fix(freertos): close vTaskDeleteWithCaps cross-core delete race on SMP preview kernel (v6.0)

See merge request espressif/esp-idf!48600
 2026-05-16 10:27:26 +08:00
Jiang Jiang Jian 603f91e2fd Merge branch 'fix/s3_xip_opt_os_startup_v6.0' into 'release/v6.0' 
fix(mspi): fixed possible boot failure in some builds when psram is enabled (v6.0)

See merge request espressif/esp-idf!48583
 2026-05-16 10:26:41 +08:00
Jiang Jiang Jian 6006c9cba1 Merge branch 'feat/riscv-spiram-stack-pointer-update-before-restart_v6.0' into 'release/v6.0' 
fix(esp_system): fix PSRAM stack crash in esp_restart_noos on RISC-V SPIRAM chips (v6.0)

See merge request espressif/esp-idf!48067
 2026-05-16 08:22:38 +08:00
Zhang Wen Xu a1ba61203e Merge branch 'fix/disable_i2c_master_clk_while_hw_hop_processing_v6.0' into 'release/v6.0' 
fix(esp_phy): check hw freq hop done before disabling common clock (v6.0)

See merge request espressif/esp-idf!48558
 2026-05-15 17:54:02 +00:00
Sudeep Mohanty 9b01655989 fix(freertos): close vTaskDeleteWithCaps cross-core delete race on SMP preview kernel 
Replace the eTaskGetState() polling guard in prvTaskDeleteWithCaps()
with a per-core xTaskGetCurrentTaskHandleForCore() check, so the
predicate matches vTaskDelete()'s immediate-vs-deferred decision. This
closes the taskTASK_SCHEDULED_TO_YIELD race against the IDLE-deferred
TCB cleanup on the SMP preview kernel; behaviour is unchanged on the
default IDF kernel and on single-core targets.
 2026-05-15 15:29:32 +02:00
yinqingzhao ab2a904330 fix(wifi): fix dfs channel check and max tb ru power issues 2026-05-15 19:48:16 +08:00
Jiang Jiang Jian f2493f814e Merge branch 'bugfix/fix_hidden_ap_rssi_does_not_update_issue_v6.0' into 'release/v6.0' 
fix(wifi): fix hidden ap rssi update and owe beacon timeout issue(Backport v6.0)

See merge request espressif/esp-idf!48570
 2026-05-15 19:45:29 +08:00
Jiang Jiang Jian 0f8be64290 Merge branch 'bugfix/hfp_co_build_err_v6.0' into 'release/v6.0' 
fix(bt/bluedroid): fixed building errors in HFP datapath (v6.0)

See merge request espressif/esp-idf!48567
 2026-05-15 19:24:14 +08:00
Rahul Tank d4bf347f6a Merge branch 'feat/add_nimble_log_compression_script_v6.0' into 'release/v6.0' 
feat(nimble): Added missing NimBLE log compression scripts (v6.0)

See merge request espressif/esp-idf!48562
 2026-05-15 15:02:45 +05:30
Xiao Xufeng 475ec39cb4 fix(mspi): fixed possible boot failure in some builds when psram is enabled 
A typical scenario is: when XIP on PSRAM enabled, compiler optimization level is Os. Under certain binary layout, boot hangs and backtrace points to `esp_sleep_config_gpio_isolate`.

The root cause is that, during PSRAM initialization, it calls esp_gpio_reserve, which happens to place before the reported function. However, after call, there is no barrier before the clock adjustment in `mspi_timing_enter_low_speed_mode`. The clock gets changed when the cache is still fetching data, resulting in the corrupted data in the end of the cache line.

This commits add spi_flash_disable_cache as a barrier to make sure the cache transactions is finished before the clock switch.
 2026-05-15 17:31:37 +08:00
Jiang Jiang Jian 11fa0fe619 Merge branch 'feat/lcd_use_apll_clock_v6.0' into 'release/v6.0' 
refactor(clk_tree): use general api to enable the clk (v6.0)

See merge request espressif/esp-idf!47814
 2026-05-15 17:30:21 +08:00
sibeibei 65d9ecb75c feat(phy): update PHY libraries and improve PLL temperature tracking 
1. Allow customization of temperature deltas for PHY track PLL.

2. Fix abnormal PHY state which may trigger task watchdog timeout.
 2026-05-15 17:14:39 +08:00
zwx 26bf1eba50 fix(esp_phy): check hw freq hop done before disabling common clock 2026-05-15 17:14:34 +08:00
muhaidong 34b163d1d2 fix(wifi): fix hidden ap rssi update and owe beacon timeout issue 2026-05-15 16:28:52 +08:00
Jiang Jiang Jian bd324b3311 Merge branch 'fix/rtc-io-invalid-clock-access-c5_v6.0' into 'release/v6.0' 
fix(rtc_io): fixed invalid clock access on C5 (v6.0)

See merge request espressif/esp-idf!48511
 2026-05-15 16:24:27 +08:00
Jiang Jiang Jian 1874f8d030 Merge branch 'ci/add_static_tx_buffer_case_v6.0' into 'release/v6.0' 
ci: Add wifi static buffer case v6.0

See merge request espressif/esp-idf!48550
 2026-05-15 16:14:53 +08:00
Jin Cheng f0d54d4a8c fix(bt/bluedroid): fixed building errors in HFP datapath 2026-05-15 16:07:08 +08:00
Jiang Jiang Jian 99f67396f4 Merge branch 'contrib/github_pr_16149_v6.0' into 'release/v6.0' 
fix(freertos): Avoid core switch deadlock on start (GitHub PR) (v6.0)

See merge request espressif/esp-idf!48290
 2026-05-15 15:54:15 +08:00
Jiang Jiang Jian 60b925ffcf Merge branch 'fix/bootloader-hooks-log-v2_v6.0' into 'release/v6.0' 
fix(bootloader_hooks): Fix log_v2 support in bootloader hooks (v6.0)

See merge request espressif/esp-idf!48252
 2026-05-15 15:52:06 +08:00
Jiang Jiang Jian 83a088da13 Merge branch 'feat/support_persistent_esp_rsa_ds_keys_v6.0' into 'release/v6.0' 
Support persistent ESP RSA DS keys (v6.0)

See merge request espressif/esp-idf!48523
 2026-05-15 15:46:46 +08:00
Sahil Yadav 36f0fd3962 feat(nimble): Added NimBLE log compression scripts in v6.0 2026-05-15 12:16:25 +05:30
Jiang Jiang Jian b3f8f074d9 Merge branch 'feat/support_bluedroid_key_log_v6.0' into 'release/v6.0' 
Feat/support bluedroid key log (6.0)

See merge request espressif/esp-idf!48517
 2026-05-15 14:10:01 +08:00
Jiang Jiang Jian fa801fe002 Merge branch 'contrib/github_pr_18495_v6.0' into 'release/v6.0' 
fix(bootloader_support): Fix app verification when split across multiple mmaps (GitHub PR) (v6.0)

See merge request espressif/esp-idf!48271
 2026-05-15 14:05:37 +08:00
Jiang Jiang Jian a7b604fd33 Merge branch 'fix/lp_uart_data_bits_v6.0' into 'release/v6.0' 
fix(ulp/lp_core): fix LP UART data_bits validation and add full word-length test coverage (v6.0)

See merge request espressif/esp-idf!48031
 2026-05-15 14:03:13 +08:00
Guillaume Souchere 3e293035e3 fix(esp_system): PSRAM stack crash in esp_restart_noos on RISC-V chips 
On RISC-V chips with SPIRAM support (esp32c5, esp32c61, esp32h4, esp32p4,
esp32s31), esp_restart_noos() was disabling the cache while the current
stack pointer could still be in external RAM. Any stack access after cache
disable (function call, local variable spill) would then fault with
"Cache disabled but cached memory region accessed".

Xtensa chips (esp32, esp32s2, esp32s3) already had this guard via the
SET_STACK macro. Add the equivalent for RISC-V:

- Add rv_utils_set_sp() to riscv/rv_utils.h (plain "mv sp, %0" with a
  memory clobber; no window register management needed on RISC-V)
- In each affected system_internal.c, under
  CONFIG_FREERTOS_TASK_CREATE_ALLOW_EXT_MEM, check whether the current
  SP is in PSRAM and if so switch it to the top of internal BSS before
  any cache disable or writeback operation
- Fix xTaskCreateStaticPinnedToCore() stack size argument in the
  spiram_stack test (was passing bytes instead of word count)
- Mark the null-pointer write in func_do_exception() as volatile to
  prevent the compiler from optimizing it away
- Extend the [spiram_stack] tests to RISC-V by sharing fibonacci() and
  the task/finish helpers across architectures, guarding only the
  Xtensa-specific WINDOWBASE/WINDOWSTART prints
 2026-05-15 14:00:36 +08:00
Chen Jichang d1a64bffc0 refactor(clk_tree): use general api to enable the clk 2026-05-15 13:55:37 +08:00
Jiang Jiang Jian e5191e1612 Merge branch 'bugfix/idf_13957_v6.0' into 'release/v6.0' 
bugfix: fix wifi loss packet and missing interrupt issues when switching root clock source

See merge request espressif/esp-idf!48432
 2026-05-15 12:32:25 +08:00
Mahavir Jain 36f3329a23 Merge branch 'feature/recovery_bootloader_support_v6.0' into 'release/v6.0' 
feat(bootloader): Support recovery bootloader for ESP32P4 (v6.0)

See merge request espressif/esp-idf!48468
 2026-05-15 09:52:49 +05:30
harshal.patil d8808f90b9 test(mbedtls/persistent_storage_format): Add ESP ITS NVS format-stability test app 2026-05-15 09:28:47 +05:30
harshal.patil 513efdf89a refactor(mbedtls/test): Move the mbedtls test app to support multiple test apps 2026-05-15 09:28:42 +05:30
harshal.patil 1d6b5f219e feat(mbedtls/psa_esp_rsa_ds): Support persistent ESP-RSA DS driver 2026-05-15 09:17:09 +05:30
ding huan 084c1a9e8a ci: Add wifi static buffer case 2026-05-15 11:33:04 +08:00
Jiang Jiang Jian ffc12276ac Merge branch 'bugfix/ulp_riscv_rtc_i2c_test_fix_v6.0' into 'release/v6.0' 
fix(ulp_riscv_i2c): Fix spurious pass in RTC I2C multi-device test (v6.0)

See merge request espressif/esp-idf!48525
 2026-05-15 10:45:00 +08:00
Marius Vikhammer 97c1ba269a Merge branch 'feature/update_efuse_table_esp32h4_v6.0' into 'release/v6.0' 
feat(efuse): Update efuse table for ESP32-H4 (v6.0)

See merge request espressif/esp-idf!48248
 2026-05-15 09:54:28 +08:00
Marius Vikhammer 871e6d955e Merge branch 'fix/console_repl_busy_loop_v6.0' into 'release/v6.0' 
fix(console): Avoid REPL task busy loop when linenoise returns NULL (v6.0)

See merge request espressif/esp-idf!48387
 2026-05-15 09:53:47 +08:00
Konstantin Kondrashov 555e5bf271 fix(bootloader_hooks): Fix log_v2 support in bootloader hooks 
Closes https://github.com/espressif/esp-idf/issues/18482
 2026-05-14 14:09:31 +03:00
Chen Yudong 5b8d79a946 ci: use case attributes to filter cases 2026-05-14 19:05:24 +08:00
muhaidong d0d8a85a8c feat(ci): add ci test for auto mode connect passive chnnel hidden ap 2026-05-14 19:05:24 +08:00
Rahul Tank 5e3ef3dec5 Merge branch 'bugfix/fix_vsprintf_crash_v6.0' into 'release/v6.0' 
fix(nimble): Replace sensitive snprintf with hex character (v6.0)

See merge request espressif/esp-idf!48469
 2026-05-14 15:31:38 +05:30
sibeibei 51775582e6 bugfix(esp_hw_support):remove ESP32-C5 root clock auto gating bypass in sleep path 2026-05-14 17:16:52 +08:00
Jiang Jiang Jian 8a85777e40 Merge branch 'feat/support_bt_external_coex_v6.0' into 'release/v6.0' 
feat(coex): supports external coexisence when bluetooth is enabled (Backport v6.0)

See merge request espressif/esp-idf!48360
 2026-05-14 17:03:39 +08:00
Sudeep MohantyandCursor a2ea0da4e8 fix(ulp_riscv_i2c): Fix spurious pass in RTC I2C multi-device test 
The test was passing without real I2C communication due to a GPIO
mismatch (slave on GPIO 6/7 vs RTC I2C master on GPIO 2/3), single-byte
zero-coincidence, unchecked ULP return values, and an insufficient
RTC I2C timeout.

Fix slave GPIOs, increase test length, check I2C return values, add
proper assertions, and set an adequate RTC I2C timeout.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-05-14 09:41:30 +02:00
Jiang Jiang Jian 0e34961c91 Merge branch 'feat/soc_usb_fsls_phy_num_backport_v6.0' into 'release/v6.0' 
feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets (backport v6.0)

See merge request espressif/esp-idf!47937
 2026-05-14 15:14:14 +08:00
Jonas Jonsson 529d113d47 fix(freertos): Avoid core switch deadlock on start 
With CONFIG_ESP_MAIN_TASK_AFFINITY_NO_AFFINITY=y the main task could
switch core between registering the idle hook and the while loop.

This would cause a deadlock were the current task was waiting for the
idle hook to run on the same core it's busy waiting.

Merge https://github.com/espressif/esp-idf/pull/16149
 2026-05-14 14:43:39 +08:00
Nebojša Cvetković ee127fd4de fix(bootloader_support): Fix app verification when split across multiple mmaps 
Merges https://github.com/espressif/esp-idf/pull/18495
 2026-05-14 14:43:29 +08:00
Konstantin Kondrashov 9e03819d91 feat(efuse): Update efuse table for ESP32-H4 2026-05-14 14:42:49 +08:00
Jiang Jiang Jian 46305c923e Merge branch 'feature/add_clock_implementation_v6.0' into 'release/v6.0' 
fix(picolibc): add times() stub (v6.0)

See merge request espressif/esp-idf!48086
 2026-05-14 14:26:40 +08:00
Zhang Hai Peng e0eac2de6b feat(ble): Support BLE critical logs 
(cherry picked from commit 0af57d731c)

Co-authored-by: zhanghaipeng <zhanghaipeng@espressif.com>
 2026-05-14 14:23:51 +08:00