Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 11:10:54 +03:00
Code Issues Packages Projects Releases Wiki Activity

refactor(rng): use adc_ll apis for ESP32-h4 and refactor rng_ll_enable/disable

Browse Source
This commit is contained in:
gaoxu
2026-05-26 19:02:41 +08:00
parent ad310ce681
commit 43317018d1
38 changed files with 533 additions and 418 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/hal/esp32s31/include/hal/rng_ll.h
+77
View File
@@ -6,9 +6,12 @@
#pragma once
#include <stdbool.h>
#include <stdint.h>
#include "soc/soc.h"
#include "soc/trng_reg.h"
#include "soc/trng_struct.h"
#include "soc/lp_peri_clkrst_struct.h"
#ifdef __cplusplus
extern "C" {
@@ -19,6 +22,80 @@ static inline uint32_t rng_ll_read_data(void)
return REG_READ(TRNG_CRC_SYNC_DATA_REG);
}
/**
* @brief Enable LP RNG bus clock
*/
static inline void rng_ll_enable_bus_clock(bool enable)
{
LP_PERI_CLKRST.rng_ctrl.lp_rng_clk_en = enable;
}
/**
* @brief Reset LP RNG bus clock
*/
static inline void rng_ll_reset(void)
{
LP_PERI_CLKRST.rng_ctrl.lp_rng_rst_en = 1;
LP_PERI_CLKRST.rng_ctrl.lp_rng_rst_en = 0;
}
/**
* @brief Enable or disable RNG module clock
*
* @param enable true to enable, false to disable
*/
static inline void rng_ll_enable_clock(bool enable)
{
LP_TRNG.date.clk_en = enable;
}
/**
* @brief Enable or disable RNG sampling
*
* @param enable true to enable, false to disable
*/
static inline void rng_ll_enable_sample(bool enable)
{
LP_TRNG.conf.sample_enable = enable;
}
/**
* @brief Enable or disable CRC RNG source
*
* @param enable true to enable CRC RNG, false to disable
*/
static inline void rng_ll_enable_noise_crc(bool enable)
{
LP_TRNG.conf.noise_crc_en = enable;
}
/**
* @brief Enable RNG module
*
* TODO: unify in rng_hal.c
*/
static inline void rng_ll_enable(void)
{
rng_ll_enable_bus_clock(true);
rng_ll_reset();
rng_ll_enable_clock(true);
rng_ll_enable_sample(true);
rng_ll_enable_noise_crc(true);
}
/**
* @brief Disable RNG module
*
* TODO: unify in rng_hal.c
*/
static inline void rng_ll_disable(void)
{
rng_ll_enable_sample(false);
rng_ll_enable_noise_crc(false);
rng_ll_enable_clock(false);
rng_ll_enable_bus_clock(false);
}
#ifdef __cplusplus
}
#endif
components/hal/esp32s31/include/hal/trng_ll.h
-104
View File
@@ -1,104 +0,0 @@
/*
* SPDX-FileCopyrightText: 2026 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
#pragma once
#include <stdbool.h>
#include <stdint.h>
#include "soc/soc.h"
#include "soc/trng_struct.h"
#include "soc/lp_peri_clkrst_struct.h"
#ifdef __cplusplus
extern "C" {
#endif
/**
* @brief Enable LP TRNG bus clock
*/
static inline void trng_ll_enable_bus_clock(bool enable)
{
LP_PERI_CLKRST.rng_ctrl.lp_rng_clk_en = enable;
}
/**
* @brief Reset LP TRNG bus clock
*
*/
static inline void trng_ll_reset(void)
{
LP_PERI_CLKRST.rng_ctrl.lp_rng_rst_en = 1;
LP_PERI_CLKRST.rng_ctrl.lp_rng_rst_en = 0;
}
/**
* @brief Enable or disable TRNG module clock
*
* @param enable true to enable, false to disable
*/
static inline void trng_ll_enable_clock(bool enable)
{
LP_TRNG.date.clk_en = enable;
}
/**
* @brief Enable or disable TRNG sampling
*
* @param enable true to enable, false to disable
*/
static inline void trng_ll_enable_sample(bool enable)
{
LP_TRNG.conf.sample_enable = enable;
}
/**
* @brief Enable or disable CRC RNG source
*
* @param enable true to enable CRC RNG, false to disable
*/
static inline void trng_ll_enable_noise_crc(bool enable)
{
LP_TRNG.conf.noise_crc_en = enable;
}
/**
* @brief Read random data from TRNG
*/
static inline uint32_t trng_ll_read_data(void)
{
return LP_TRNG.crc_sync_data.sw_crc_random_data_sync;
}
/**
* @brief Enable TRNG module
*
* TODO: unify in trng_hal.c
*/
static inline void trng_ll_enable(void)
{
trng_ll_enable_bus_clock(true);
trng_ll_reset();
trng_ll_enable_clock(true);
trng_ll_enable_sample(true);
trng_ll_enable_noise_crc(true);
}
/**
* @brief Disable TRNG module
*
* TODO: unify in trng_hal.c
*/
static inline void trng_ll_disable(void)
{
trng_ll_enable_sample(false);
trng_ll_enable_noise_crc(false);
trng_ll_enable_clock(false);
trng_ll_enable_bus_clock(false);
}
#ifdef __cplusplus
}
#endif