Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-07-20 18:03:06 +03:00
Code Issues Packages Projects Releases Wiki Activity

fix(freertos): ZCMP workaround: restore RISC-V interrupt threshold after enabling

Browse Source
This commit is contained in:
Alexey Lapshin
2026-06-08 15:11:11 +07:00
parent fa89e353bc
commit 104f8ff55b
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
View File

@@ -300,8 +300,8 @@ BaseType_t xPortStartScheduler(void)
/* Setup the hardware to generate the tick. */
vPortSetupTimer();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
rv_utils_intr_global_enable();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
vPortYield();

2
components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
View File

@@ -170,8 +170,8 @@ BaseType_t xPortStartScheduler(void)
/* Setup the hardware to generate the tick. */
vPortSetupTimer();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
rv_utils_intr_global_enable();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
vPortYield();