Jiang Jiang Jian dfa5e5d53a Merge branch 'bugfix/esp_idf_s3_deepsleep_dead_v6.0' into 'release/v6.0' ...

fix(hal): fix the issue of dual-core contention for RTC_CNTL regs(v6.0)

See merge request espressif/esp-idf!46180

2026-03-20 10:15:14 +08:00

..

cmake

refactor(uart): split UART HAL into separate component

2026-01-04 16:02:57 +08:00

ld

…

lp_core

change(lp_adc): Cleanup LP ADC driver and example

2026-02-09 12:36:04 +01:00

test_apps

Merge branch 'fix/lp_core_wake_stub_pmu_sw_int_v6.0' into 'release/v6.0'

2026-03-20 09:20:50 +08:00

ulp_common

…

ulp_fsm

fix(hal): fix the issue of dual-core contention for RTC_CNTL regs

2026-03-02 14:29:08 +08:00

ulp_riscv

fix(hal): fix the issue of dual-core contention for RTC_CNTL regs

2026-03-02 14:29:08 +08:00

CMakeLists.txt

refactor(clk): split clock HAL into separate component

2026-01-31 22:32:37 +08:00

component_ulp_common.cmake

…

esp32ulp_mapgen.py

…

Kconfig

…

project_include.cmake

…

sdkconfig.rename.esp32

…

sdkconfig.rename.esp32s2

…