mirror of
https://github.com/espressif/esp-idf.git
synced 2026-06-06 21:26:33 +03:00
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.