igor.masar
a9822b0ad1
feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets
...
Introduce SOC_USB_FSLS_PHY_NUM on ESP32-S2, ESP32-S3 and ESP32-P4 to
expose the number of FSLS USB_WRAP PHYs available on each target. This
separates FSLS USB_WRAP support from OTG/UTMI support so that downstream
code can gate FSLS PHY handling independently.
2026-04-24 12:40:17 +02:00
..
2026-04-24 12:40:17 +02:00
2024-03-29 10:41:17 +08:00
2026-03-13 14:24:42 +08:00
2021-12-08 18:21:28 +08:00
2025-07-26 21:14:53 +08:00
2024-07-17 17:56:43 +08:00
2025-04-15 11:15:40 +08:00
2022-07-15 16:51:25 +08:00
2024-08-14 11:25:31 +08:00
2024-09-30 17:38:22 +08:00
2023-10-12 13:24:24 +02:00
2025-07-31 13:08:38 +08:00
2024-11-22 11:09:38 +08:00
2025-05-16 10:31:27 +08:00
2024-05-14 10:34:33 +05:30
2024-05-16 11:09:48 +08:00
2025-01-08 14:41:37 +08:00
2024-04-24 22:10:42 +08:00
2025-08-13 20:27:55 +08:00
2022-07-20 14:59:50 +08:00
2023-10-18 11:57:55 +00:00
2024-10-24 12:47:32 +08:00
2025-02-05 19:58:39 +08:00
2021-10-20 18:40:08 +08:00
2024-06-12 12:09:17 +08:00
2025-07-24 00:36:26 +08:00
2024-06-03 12:40:43 +08:00
2025-01-24 14:03:04 +01:00
2024-06-18 09:59:06 +08:00