Introduce SOC_USB_FSLS_PHY_NUM on ESP32-S2 and ESP32-S3 to expose the number of FSLS USB_WRAP PHYs available on each target. This separates FSLS USB_WRAP support from OTG/UTMI support so that downstream code can gate FSLS PHY handling independently.