Files
esp-idf/components
Ivan Grokhotkov 73e8afc5b9 soc: place constant data from rtc_clk.c into DRAM
In release mode, switches in rtc_clk_bbpll_set would be converted to
jump tables. These tables would be placed into .rodata, which caused
rtc_clk_cpu_freq_set to be unusable while cache is disabled. This
manifested itself in crashes when exiting from light sleep:

https://esp32.com/posting.php?mode=reply&f=13&t=3089#pr14590
2017-09-26 17:08:49 +08:00
..
2016-11-16 15:57:34 +11:00
2017-09-11 19:56:40 +03:00
2017-03-07 10:18:47 +11:00
2017-01-09 17:51:48 +08:00
2017-08-22 13:01:36 +10:00
2017-08-31 23:50:56 +08:00