Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-06-06 21:26:33 +03:00
Code Issues Packages Projects Releases Wiki Activity
Files
2d01a3e00a853a17f5505b318ede8eeac1b62823
esp-idf/components/soc
History
igor.masar eba0a57f95 feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets 
Introduce SOC_USB_FSLS_PHY_NUM on ESP32-S2, ESP32-S3 and ESP32-P4 to
expose the number of FSLS USB_WRAP PHYs available on each target. This
separates FSLS USB_WRAP support from OTG/UTMI support so that downstream
code can gate FSLS PHY handling independently.
2026-04-24 13:30:58 +02:00
..
esp32
fix(hal): fix the issue of dual-core contention for RTC_CNTL regs
2026-03-02 14:39:00 +08:00
esp32c2
fix(hal): fix the issue of dual-core contention for RTC_CNTL regs
2026-03-02 14:39:00 +08:00
esp32c3
fix(hal): fix the issue of dual-core contention for RTC_CNTL regs
2026-03-02 14:39:00 +08:00
esp32c5
feat(ieee802154): separated the 802.15.4 HAL codes from the HAL component
2026-03-25 20:10:10 +08:00
esp32c6
feat(ieee802154): separated the 802.15.4 HAL codes from the HAL component
2026-03-25 20:10:10 +08:00
esp32c61
docs(wifi): update wifi fragment doc
2026-02-12 14:10:32 +08:00
esp32h2
feat(ieee802154): separated the 802.15.4 HAL codes from the HAL component
2026-03-25 20:10:10 +08:00
esp32p4
feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets
2026-04-24 13:30:58 +02:00
esp32s2
feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets
2026-04-24 13:30:58 +02:00
esp32s3
feat(soc): add SOC_USB_FSLS_PHY_NUM for USB-OTG targets
2026-04-24 13:30:58 +02:00
include/soc
feat(ieee802154): separated the 802.15.4 HAL codes from the HAL component
2026-03-25 20:10:10 +08:00
linux/include/soc
feat(esp32c5): support esp32c5 g0 components
2023-12-08 15:12:24 +08:00
CMakeLists.txt
feat(ieee802154): separated the 802.15.4 HAL codes from the HAL component
2026-03-25 20:10:10 +08:00
dport_access_common.c
dport: Move DPORT workaround to G0
2022-05-31 13:44:18 +08:00
Kconfig
mmu: support configurable mmu page size
2023-03-04 02:48:40 +00:00
linker.lf
soc: move implementations to esp_hw_support
2020-10-28 22:38:50 +08:00
lldesc.c
crypto: initial S3 Beta 3 bringup and testing for SHA/AES/RSA/flash enc
2021-05-18 11:25:41 +08:00
README.md
soc: descriptive part occupy whole component
2020-10-28 07:21:29 +08:00

README.md

soc

The soc component provides hardware description for targets supported by ESP-IDF.

- `xxx_reg.h`   - defines registers related to the hardware
- `xxx_struct.h` - hardware description in C `struct`
- `xxx_channel.h` - definitions for hardware with multiple channels
- `xxx_caps.h`  - features/capabilities of the hardware
- `xxx_pins.h`  - pin definitions
- `xxx_periph.h/*.c`  - includes all headers related to a peripheral; declaration and definition of IO mapping for that hardware