Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-09-22 13:01:16 +03:00
Code Issues Packages Projects Releases Wiki Activity
45,441 Commits 25 Branches 192 Tags
c88902ae287e5314f15596f347b3e45912ecac8d
Commit Graph

6467 Commits

Author SHA1 Message Date
morris
c88902ae28 Merge branch 'ci/move_adc_runner_to_generic_v5.4' into 'release/v5.4' 
ci(adc): move all ADC runners to generic (v5.4)

See merge request espressif/esp-idf!49795
 2026-06-24 15:55:17 +08:00
gaoxu
80254568a6 ci(adc): remove ADC runner and move ADC tests to generic 2026-06-23 16:33:55 +08:00
igor.udot
b94ebf6d97 ci: twai runner setup 2026-06-23 16:01:50 +08:00
Mahavir Jain
8ea0981879 Merge branch 'fix/disable_secure_boot_v2_ecdsa_v5.4' into 'release/v5.4' 
Fix/disable secure boot v2 ecdsa (v5.4)

See merge request espressif/esp-idf!49473
 2026-06-23 10:49:36 +05:30
Island
241e8b8243 Merge branch 'docs/ble-uart-tutorial_v5.4' into 'release/v5.4' 
docs(ble): added ESP-BLE-UART OpenCode Companion Guide (5.4)

See merge request espressif/esp-idf!49382
 2026-06-22 10:34:39 +08:00
Aditya Patwardhan
ef0b3dd4f9 change(secure_boot): mark ECDSA based Secure Boot V2 as insecure on affected SoCs 
ECDSA based Secure Boot V2 is not functional for certain input vectors on
ESP32-C5/C61/H2/P4 and on the preview targets ESP32-H4/H21. RSA based Secure
Boot V2 is the recommended scheme where the SoC supports it. This issue will be
fixed in a future hardware ECO revision; more details will be shared through the
hardware errata document.

A new hidden Kconfig option SECURE_BOOT_V2_ECDSA_INSECURE marks the affected
mass-production SoCs (ESP32-C5/C61/H2/P4). On these SoCs, when hardware Secure
Boot V2 is enabled, the ECDSA (V2) signing scheme is no longer offered by
default; it must be turned on explicitly via SECURE_BOOT_V2_FORCE_ENABLE_ECDSA
under "Allow potentially insecure options" (CONFIG_SECURE_BOOT_INSECURE). App
signing without hardware Secure Boot is not affected. Note that ESP32-C61 has no
RSA based Secure Boot V2, so it has no Secure Boot scheme enabled by default.

The preview targets ESP32-H4 and ESP32-H21 mark ECDSA Secure Boot V2 as not
supported in their SoC capabilities instead of using the option above. As
ESP32-H4 has no other Secure Boot V2 scheme, Secure Boot is disabled entirely on
it; ESP32-H21 retains RSA based Secure Boot V2.

The security documentation keeps the ECDSA Secure Boot V2 content visible and
adds a warning describing the limitation (including that ECDSA Secure Boot V2 on
ESP32-C61 is not recommended for production). CI apps that exercise ECDSA Secure
Boot V2 on the affected SoCs set CONFIG_SECURE_BOOT_V2_FORCE_ENABLE_ECDSA
accordingly.
 2026-06-19 15:26:43 +05:30
Island
5908c0bbd0 Merge branch 'feat/format_bt_hci_to_btsnoop_v5.4' into 'release/v5.4' 
refactor(bt): migrate bt_hci_to_btsnoop to esp-pylib (5.4)

See merge request espressif/esp-idf!49708
 2026-06-17 14:43:54 +08:00
Ashish Sharma
e08eb015e5 fix(esp_prov): fixes sec2 client possible public length truncation 2026-06-16 18:27:36 +08:00
Zhang Hai Peng
62f6092adf refactor(bt): migrate bt_hci_to_btsnoop to esp-pylib 
Replace argparse with rich-click and use esp_pylib.logger for
standardized console output and fatal error handling.


(cherry picked from commit 3a7896f2c5)

Co-authored-by: zhanghaipeng <zhanghaipeng@espressif.com>
 2026-06-16 15:34:04 +08:00
Zhou Xiao
35d19c0191 docs(ble): add ESP-BLE-UART companion guide 
Move the OpenCode companion guide into the ble_uart_service example.

Add English and Chinese Markdown guides with image assets.

Keep ESP-BLE-UART naming consistent across the example and bridge tooling.


(cherry picked from commit 926111e721)

Co-authored-by: Zhou Xiao <zhouxiao@espressif.com>
 2026-06-08 14:14:43 +08:00
morris
b781bc03da Merge branch 'feat/lcd_i2c_use_configurable_timeout_v5.4' into 'release/v5.4' 
feat(lcd): add configurable timeout for lcd i2c panel (v5.4)

See merge request espressif/esp-idf!48665
 2026-05-28 11:38:04 +08:00
Marius Vikhammer
a201b2acfe ci(panic): disable gdbstub test on esp32p4 2026-05-27 09:43:20 +08:00
Chen Chen
1beddf49cf feat(lcd): add configurable timeout for lcd i2c panel 
Closes https://github.com/espressif/esp-idf/issues/18542
Closes https://github.com/espressif/esp-idf/pull/18543
 2026-05-25 09:54:58 +08:00
Fu Hanxi
0f5adc004f Merge branch 'ci/stable-build-jobs-v5.4' into 'release/v5.4' 
Ci/stable build jobs v5.4

See merge request espressif/esp-idf!48717
 2026-05-21 10:15:52 +02:00
Jiang Jiang Jian
3c3508b083 Merge branch 'feat/test_lp_core_debugging_v5.4' into 'release/v5.4' 
feat(ulp): add pytest for debugging example (v5.4)

See merge request espressif/esp-idf!48257
 2026-05-20 18:01:06 +08:00
Fu Hanxi
da06cc2a7e ci: log per-job ccache stats 2026-05-20 09:47:10 +08:00
Fu Hanxi
1684252646 feat(build): support env var IDF_PY_BUILD_JOBS for ninja jobs 2026-05-20 09:45:19 +08:00
Zhou Xiao
64a6430a3e fix(ble): added missed dataclass decorator for backport 2026-05-15 18:37:01 +08:00
Mahavir Jain
aa89fd558b Merge branch 'fix/pmp_drom_mask_read_only_v5.4' into 'release/v5.4' 
fix(cpu_region_protect): set DROM mask PMP entry to read-only (v5.4)

See merge request espressif/esp-idf!47578
 2026-05-13 12:56:17 +05:30
Samuel Obuch
dde10479fa change(cmake): use lpcore openocd configs with CONFIG_ULP_COPROC_TYPE_LP_CORE 2026-05-12 17:44:40 +02:00
Alexey Gerenkov
8d6620a763 Merge branch 'feature/update-openocd-to-v0.12.0-esp32-20260424_v5.4' into 'release/v5.4' 
feat(tools): update openocd version to v0.12.0-esp32-20260424 (v5.4)

See merge request espressif/esp-idf!48233
 2026-05-12 23:00:28 +08:00
Jiang Jiang Jian
9c5a8c5edd Merge branch 'ci/update_integration_pipeline_v5.4' into 'release/v5.4' 
ci: backport integration test and build docker (v5.4)

See merge request espressif/esp-idf!48379
 2026-05-12 19:36:53 +08:00
zhiweijian
a232ae6ce0 feat(bt): add shared ble_uart component and update ble_uart_service/docs 2026-05-12 16:03:51 +08:00
Erhan Kurubas
ee51547f06 feat(tools): update openocd version to v0.12.0-esp32-20260424 2026-05-12 08:02:56 +02:00
nilesh.kale
c07e3c5b3a fix(cpu_region_protect): set DROM mask PMP entry to read-only 
PMP entry 3 (SOC_DROM_MASK_HIGH, TOR mode) in the memprot path
was incorrectly granted RW permission on esp32h21 and esp32c61.
The mask ROM data region is inherently read-only; remove the W bit.

Also added necessary tests to check voilations and re-enabled
tests for ESP32P4
 2026-05-11 17:03:13 +05:30
Chen Yudong
b14f5010c6 ci: optimize layer cache for docker build test 
use different image tag for different concurrent job
 2026-05-11 16:38:17 +08:00
Chen Yudong
b931eb92dd ci: move integration-test to ci/actions 2026-05-11 16:20:24 +08:00
Zhou Xiao
e96f641c86 docs(ble): update bridge docs and troubleshooting 2026-05-09 19:43:24 +08:00
Zhou Xiao
02f82ec4a9 fix(ble): handle notification setup failures 2026-05-09 19:43:18 +08:00
Zhou Xiao
4c53460dcc fix(ble): remove BLE service UUID scan filter 2026-05-09 19:43:13 +08:00
Zhou Xiao
87ef5f073e fix(ble): handle permission reply fallbacks 
(cherry picked from commit ad7189e7dd)

Co-authored-by: Zhou Xiao <zhouxiao@espressif.com>
 2026-05-09 10:52:04 +08:00
Zhou Xiao
c2b0cd4d2f fix(ble): fixed edge case issues from ai reviewer 
(cherry picked from commit fa8ca07e58)

Co-authored-by: Zhou Xiao <zhouxiao@espressif.com>
 2026-05-09 10:52:04 +08:00
Zhou Xiao
62f09bbd76 feat(tools): improve ble uart reconnect ux 
(cherry picked from commit 956299d988)

Co-authored-by: Zhou Xiao <zhouxiao@espressif.com>
 2026-05-09 10:52:04 +08:00
Zhou Xiao
7bbfee6e53 feat(tools): add opencode ble uart bridge demo 
(cherry picked from commit 0b07f41e5a)

Co-authored-by: Zhou Xiao <zhouxiao@espressif.com>
 2026-05-09 10:52:03 +08:00
Jiang Jiang Jian
e1b119fc5f Merge branch 'feat/support-ble-uart-bridge-v5.4' into 'release/v5.4' 
feat(ble): add BLE UART bridge core (v5.4)

See merge request espressif/esp-idf!48009
 2026-05-06 10:36:20 +08:00
sonika.rathi
5a9539fe56 fix(fatfsgen): stabilize host read-flash after UART close in pytest 2026-04-30 15:18:57 +02:00
Alexey Lapshin
72bcec1228 feat(tools): update gdb version to 17.1_20260402 2026-04-29 19:29:46 +08:00
Zhou Xiao
29b82b0428 feat(ble): add BLE UART bridge core 2026-04-28 13:44:50 +08:00
Zhou Xiao
9b3b517c45 fix(ble): fixed ci failures for backport 2026-04-28 12:34:02 +08:00
Zhou Xiao
d72a5a616e feat(ble): add BLE UART daemon notify API 2026-04-28 11:22:14 +08:00
Zhou Xiao
2a10833305 docs(ble): document BLE UART bridge usage 2026-04-28 11:22:14 +08:00
Zhou Xiao
a13aadfd62 feat(ble): wire BLE UART bridge CLI 2026-04-28 11:22:14 +08:00
Zhou Xiao
8ff14afa08 feat(ble): add BLE UART daemon RPC API 2026-04-28 11:22:14 +08:00
Zhou Xiao
1fe674f8c0 feat(ble): add BLE UART bridge console 2026-04-28 11:22:14 +08:00
Island
6359809343 Merge branch 'dev/ble-log-202603_v5.4' into 'release/v5.4' 
dev: BLE Log 202603 (5.4)

See merge request espressif/esp-idf!47275
 2026-04-20 17:22:55 +08:00
Jiang Jiang Jian
cf6ed7e938 Merge branch 'feat/use_common_config_to_sel_crypt_lib_v5.4' into 'release/v5.4' 
Feat/use common config to sel crypt lib (v5.4)

See merge request espressif/esp-idf!46406
 2026-04-20 11:04:05 +08:00
Mahavir Jain
9ca7cd4dd5 Merge branch 'fix/fix_possible_null_dereference_wifi_provisioning_v5.4' into 'release/v5.4' 
fix(wifi_provisioning): fixes potential null dereference on malformed packet (v5.4)

See merge request espressif/esp-idf!47452
 2026-04-19 21:25:07 +05:30
Mahavir Jain
7787aaca2f Merge branch 'fix/fix_esp_local_ctrl_potential_double_free_v5.4' into 'release/v5.4' 
fix(esp_local_ctrl): fixes a potential double free (v5.4)

See merge request espressif/esp-idf!47490
 2026-04-19 21:24:51 +05:30
morris
deabbb0664 Merge branch 'ci/reenable_p4_tests_v5.4' into 'release/v5.4' 
ci: re-enable p4 eco4 runner (v5.4)

See merge request espressif/esp-idf!43909
 2026-04-17 19:05:49 +08:00
Fu Hanxi
0a662a15f9 Merge branch 'ci/fix_check_build_test_rules_script' into 'release/v5.4' 
ci: fix check_build_test_rules script (v5.4)

See merge request espressif/esp-idf!46711
 2026-04-17 11:52:02 +02:00