Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-09-22 13:01:16 +03:00
Code Issues Packages Projects Releases Wiki Activity
46,075 Commits 25 Branches 192 Tags
72d3033920d80bc5da09f25ec5229069f815dfea
Commit Graph

2696 Commits

Author SHA1 Message Date
Jiang Jiang Jian
103e6ef6d3 Merge branch 'feat/pm_components_ram_optimize_v5.4' into 'release/v5.4' 
feat(pm): pm components ram optimize (v5.4)

See merge request espressif/esp-idf!52428
 2026-09-18 10:33:09 +08:00
morris
97f74a7fdf Merge branch 'fix/usb_bbpll_light_sleep_backport_v5.4' into 'release/v5.4' 
fix(usb_phy): Fixed USB PHY clock during low-power modes (backport to v5.4)

See merge request espressif/esp-idf!52784
 2026-09-17 09:59:10 +08:00
morris
7b01a45b2e Merge branch 'feat/usb_fsls_only_backport_v5.4' into 'release/v5.4' 
feat(esp_hal_usb): Add option to run FS/LS only host on HS target (backport to v5.4)

See merge request espressif/esp-idf!52791
 2026-09-17 09:43:34 +08:00
wuzhenghui
bb6411463a change(esp_hw_support): optimize pmu_sleep RAM cost 
(cherry picked from commit 3c2a0cb4f6)
 2026-09-16 20:25:49 +08:00
Island
ccad8a5f01 Merge branch 'feat/feat_support_phy_enable_using_regdma_v5.4' into 'release/v5.4' 
Feat/feat support phy enable using regdma (5.4)

See merge request espressif/esp-idf!51163
 2026-09-16 19:15:44 +08:00
Tomas Rezucha
b3f98785e7 fix(usb_phy): Fixed USB PHY clock during low-power modes 
On ESP32-S3, USB PHY is clocked from BBPLL,
however if the BBPLL is not used as CPU clock source,
the power management unit can turn it off.
This commit registers USB as BBPLL consumer so it is not turned off.

Closes https://github.com/espressif/esp-idf/issues/15451
 2026-09-15 13:59:58 +02:00
cjin
9f4e56dabc fix(pau): added always inline attribute to pau_ll.h 2026-09-15 14:29:16 +08:00
cjin
ff113a01f9 feat(modem): add phy retention related api 2026-09-15 11:36:15 +08:00
cjin
7d9240e67d feat(sleep): add config SOC_PM_SUPPORT_REGDMA_TRIGGERED_PHY 2026-09-14 19:37:59 +08:00
cjin
5f74a4da51 feat(phy): rename sleep modem state to sleep phy 2026-09-14 19:18:39 +08:00
Tomas Rezucha
baddad8fea feat(esp_hal_usb): Add option to run FS/LS only host on HS target 
Add function usb_dwc_hal_init_with_config() that takes a bitmap
of configuration flags.
Currently only FS/LS only flag is implemented, but the design
allows extension in the future.
 2026-09-14 10:38:18 +02:00
morris
ce54ec41f2 Merge branch 'fix/mcpwm_cap_prescale_v5.4' into 'release/v5.4' 
fix(mcpwm): correct the wrong capture prescale (v5.4)

See merge request espressif/esp-idf!52507
 2026-09-14 15:16:32 +08:00
morris
d29f165015 Merge branch 'feat/add_timeout_return_for_dsi_panel_v5.4' into 'release/v5.4' 
feat(dsi): add timeout check for lp cmd rx (v5.4)

See merge request espressif/esp-idf!52315
 2026-09-08 14:46:07 +08:00
Chen Jichang
2496ea4f18 fix(mcpwm): correct the wrong capture prescale 2026-09-07 17:09:20 +08:00
harshal.patil
b3f80a1614 fix(mbedtls/aes): fix ESP32-S2 Crypto DMA stall on PSRAM output with partial blocks 
The ESP32-S2 Crypto DMA in-channel stalls silently when a receive
descriptor list transitions from external to internal RAM. The AES
driver hits this when a PSRAM-output operation has a trailing partial
block, as the internal stream descriptor is linked after the external
RAM data descriptors.

- esp_aes_process_dma(): process the block-aligned part and the partial
  block as two separate DMA operations, keeping each descriptor list
  uniform
- crypto_dma_ll_reset(): also reset the in-channel (per the TRM receive
  reset sequence), otherwise stale state from a preceding external-RAM
  operation corrupts the next operation's output

The GCM DMA path is unaffected; it never operates on PSRAM buffers.
 2026-09-03 19:28:56 +05:30
Chen Jichang
b71727e085 fix(dsi): add missing analog circuity config for SI issue 2026-09-02 16:27:02 +08:00
Chen Jichang
8683725b99 feat(dsi): add timeout check for lp cmd rx 2026-09-02 16:27:02 +08:00
Chen Chen
f5b59afa90 fix(hal): prevent overflow in fractional clock division 
Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-08-20 14:46:54 +08:00
Fu Hanxi
b47f9850c7 ci: apply common-scripts CI refactor 
Squashes these original commits for release/v5.4 backport traceability:
- 9b289dc5ad6 ci: apply idf-ci 1.x
- 381df980d57 ci: remove pip-cache and other unused jobs
- 32375a0a15e ci: apply common-scripts CI refactor
 2026-08-17 14:13:15 +02:00
Song Ruo Jing
8d091111f3 fix(ppa): add checks for input to avoid any OOB access 2026-07-24 15:41:35 +08:00
Tiago Medicci
c064771d2e fix(ana_cmpr): Fix swapped POS/NEG cross interrupt masks on ESP32-P4 2026-07-23 17:15:03 +08:00
morris
d658372e4a Merge branch 'fix/adc_clk_div_error_v5.4' into 'release/v5.4' 
Fix ADC continuous sample frequency and clock divide error on H2/C5/C61 (v5.4)

See merge request espressif/esp-idf!47977
 2026-07-20 15:08:12 +08:00
morris
24a1100642 Merge branch 'fix/adc_monitor_error_on_ch8_9_on_s3_v5.4' into 'release/v5.4' 
Fix ADC Continuous Monitor Callback Failure for ADC1 Channels 8/9 on ESP32-S3 (v5.4)

See merge request espressif/esp-idf!49507
 2026-07-20 14:34:19 +08:00
gaoxu
90f4cdc2dd fix(adc): fix ESP32-H2/C5/C61 clock divide error 2026-07-20 11:04:32 +08:00
morris
58ed70f7ee Merge branch 'fix/wrong_channel_gpio_num_on_p4_adc2_v5.4' into 'release/v5.4' 
ADC: add continuous parse data API (v5.4)

See merge request espressif/esp-idf!42206
 2026-07-20 10:33:05 +08:00
morris
515a532893 Merge branch 'fix/uart_is_enable_check_error_on_s3_v5.4' into 'release/v5.4' 
Fix ESP32-S3 uart2 is_enabled check error (v5.4)

See merge request espressif/esp-idf!49350
 2026-07-20 10:02:22 +08:00
gaoxu
06d3a706f9 fix(adc): fix ADC monitor channel 8/9 error 
(Closes https://github.com/espressif/esp-idf/issues/17768)
 2026-07-19 17:10:23 +08:00
morris
8f81763614 Merge branch 'bugfix/uart_sw_flow_ctrl_xoff_char_v5.4' into 'release/v5.4' 
fix(uart): fix uart sw flow ctrl XOFF char write to wrong reg on ESP32C6 (v5.4)

See merge request espressif/esp-idf!50526
 2026-07-15 12:21:08 +08:00
Song Ruo Jing
dedb603390 fix(uart): fix uart sw flow ctrl XOFF char write to wrong reg on ESP32C6 
Add software flow control test case

Introduced in e6ef4d1791

Closes https://github.com/espressif/esp-idf/issues/18779
 2026-07-10 11:37:14 +08:00
Song Ruo Jing
eb9deb150c fix(dma2d): fix non-usable DMA2D_CSC_TX_SCRAMBLE option 2026-07-08 23:13:35 +08:00
Song Ruo Jing
de7b3abfe0 feat(ppa): add sleep retention support for DMA2D and PPA 2026-07-03 21:37:45 +08:00
morris
4f77b5ff80 fix(sdio_slave): align buffer size checks with descriptor limits 
Define per-target SDIO slave descriptor buffer limits in the LL layer and validate queued send buffers against the 4-byte aligned effective maximum. Update the public docs to describe the chip-dependent limit instead of hardcoding 4092 bytes.

Co-authored-by: Cursor <cursoragent@cursor.com>
 2026-06-25 11:15:44 +08:00
harshal.patil
8110949d88 fix(secure_boot): range-check ECDSA r,s in bootloader before ROM verify 2026-06-22 11:17:50 +05:30
harshal.patil
ad8d86f725 fix(esp_common): Add esp_fault_internal.h for use by G0 components 
In release/v5.x, esp_fault.h resides in the esp_hw_support (G1)
component, so the G0 components (hal, esp_rom) must not depend on it.
Copy its contents to esp_common as esp_fault_internal.h, keep
esp_fault.h as a compatibility wrapper around it, and switch the hal
and esp_rom ECDSA/ECC code to the internal header.
 2026-06-22 11:17:50 +05:30
harshal.patil
551fad393d test(mbedtls): Add out-of-bounds test for the ECDSA hardware driver 2026-06-22 11:17:50 +05:30
harshal.patil
abcbe87e2d fix(mbedtls): validate ECDSA signature range and harden ECC memory power-down 
Co-Authored-By: Ashish Sharma <ashish.sharma@espressif.com>
 2026-06-22 11:17:50 +05:30
Song Ruo Jing
64a650958c fix(ppa): fix hang if blend operation on a YUV format input background image 
Closes https://github.com/espressif/esp-idf/issues/18687
 2026-06-16 19:36:04 +08:00
gaoxu
e0f2141301 fix(uart): fix ESP32-S3 uart2 is_ enabled check error 
(Closes https://github.com/espressif/esp-idf/issues/18690)
 2026-06-05 17:35:01 +08:00
gaoxu
098fe0ecfd feat(adc): add adc_continuous_parse_data api 2026-05-18 10:06:45 +08:00
gaoxu
fc4b24e5bb fix(adc): fix ESP32-P4 ADC2 wrong channel num 2026-05-18 10:06:45 +08:00
morris
fa9c12e56e Merge branch 'bugfix/isp_gamma_xcoord_error_v5.4' into 'release/v5.4' 
fix(isp): disable gamma xcoord error check (v5.4)

See merge request espressif/esp-idf!48287
 2026-05-11 23:00:12 +08:00
morris
f6e3d087a7 Merge branch 'fix/fix_parlio_tx_sample_edge_v5.4' into 'release/v5.4' 
change(parlio_tx): use shift edge instead sample edge (v5.4)

See merge request espressif/esp-idf!46937
 2026-05-09 15:17:31 +08:00
Song Ruo Jing
48e29206b8 fix(isp): disable gamma xcoord error check 2026-05-08 17:12:01 +08:00
Chen Jichang
61dcb5b61f change(parlio_tx): use shift edge instead sample edge 
Made-with: Cursor
 2026-05-06 10:13:28 +08:00
Konstantin Kondrashov
8e1e2257b7 feat(efuse): Adds calibration efuses for ESP32-P4 ECO5 2026-04-30 10:09:21 +03:00
Konstantin Kondrashov
0749de314d feat(efuse): Support efuses for ESP32-P4 ECO5 2026-04-30 10:09:21 +03:00
morris
c4e3f5e0a9 Merge branch 'fix/isp_clk_error_v5.4' into 'release/v5.4' 
Fix ISP clk source error and hal init error (v5.4)

See merge request espressif/esp-idf!47325
 2026-04-27 14:53:01 +08:00
morris
3d0abe7be0 Merge branch 'feat/p4_eco5_dvp_v5.4' into 'release/v5.4' 
feat(cam): support esp32p4 eco5 dvp cam (v5.4)

See merge request espressif/esp-idf!43642
 2026-04-24 12:12:36 +08:00
gaoxu
4fd3d38d6c refactor(isp): avoid isp ll functions using hal.hw before initialization 2026-04-24 11:20:00 +08:00
gaoxu
d2205492ac fix(isp): fix isp clock source error 2026-04-24 11:15:09 +08:00