Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-01 18:50:34 +03:00
Code Issues Packages Projects Releases Wiki Activity
53,632 Commits 25 Branches 192 Tags
6556accf6e8ce770cf83eda4d43288ccf5a4e9cb
Commit Graph
863 Commits
Author SHA1 Message Date
Song Ruo Jing d5a3169ee5 fix(stdio): add console input ability when selects ESP_CONSOLE_UART_CUSTOM_NUM_1 2026-07-15 16:45:39 +08:00
Jiang Jiang Jian 85ce16bed7 Merge branch 'feat/optimize_esp32s31_active_power_v6.1' into 'release/v6.1' 
feat: optimize esp32s31 active power  (v6.1)

See merge request espressif/esp-idf!49618
 2026-06-30 14:11:00 +08:00
Laukik Hase 081d27cbd2 fix(esp_tee): Avoid crypto peripherals reset with esp_restart() from REE 
- Reset the crypto peripherals during TEE initialization
 2026-06-26 15:06:13 +05:30
wuzhenghui 964511ca30 feat(soc): disable esp32s31 WFE feature at startup 2026-06-15 10:31:06 +08:00
wuzhenghui ce0fcbaa9a feat(esp_system): support esp32s31 esp_perip_clk_init 2026-06-15 10:31:06 +08:00
Mahavir Jain d460486ab4 Merge branch 'fix/ecdsa_ecc_hw_input_validation_v6.1' into 'release/v6.1' 
Validate ECDSA signature range and harden ECC memory power-down (v6.1)

See merge request espressif/esp-idf!49427
 2026-06-10 14:39:49 +05:30
harshal.patil 6bdaf2a293 fix(soc): Remove non-existent crypto registers (ESP32-C61) 2026-06-09 18:16:33 +05:30
harshal.patil beb13babca fix(mbedtls): validate ECDSA signature range and harden ECC memory power-down 2026-06-09 14:58:59 +05:30
Song Ruo Jing c9f52c7ca7 feat(spi_flash): Add exclusive support for ESP32H4 
Add 32bit addr support for esp32s31 as well
 2026-06-09 15:27:41 +08:00
wuzhenghui f34f07ba07 fix(esp_system): update cache livelock workaround bind to interrupt WDT configuration 2026-06-02 17:31:11 +08:00
Peter Dragun 05faa941c2 fix(esp32c5): Do not disable UART0 sclk when USB Serial/JTAG is primary console 
This is a workaround for rom code issue, which can cause the chip to end in infinite loop
when reset is triggered from esptool/idf-monitor. This is only applicable to ESP32-C5 rev <= 1.0.

Closes https://github.com/espressif/esp-idf/issues/18089
 2026-05-25 08:35:15 +02:00
wuzhenghui 4876a7ad94 fix(esp_system): fix build err if int_wdt is not enabled on esp32 2026-05-19 11:32:42 +08:00
gaoxu 4e3751b32e feat(cam): support dvp cam on ESP32-S31 2026-05-14 17:09:49 +08:00
Jiang Jiang Jian d9cfb2908a Merge branch 'bugfix/idf_13957' into 'master' 
bugfix: fix wifi loss packet and missing interrupt issues when switching root clock source

Closes WIFI-7270, IDF-13957, and IDF-11064

See merge request espressif/esp-idf!46459
 2026-05-07 20:57:31 +08:00
wuzhenghui f1f3f204fe feat(esp_hw_support): support esp32s31 lightsleep/deepsleep example 2026-05-06 20:15:01 +08:00
sibeibei 8d46db9b42 Revert "fix(esp_hw_support): fix the issue of wifi rx packet loss when switchng soc root clock source" 
This reverts commit 45ea08b955.
 2026-05-06 15:49:47 +08:00
Marius Vikhammer 979aa6a094 Merge branch 'feature/s31_bootloader_sup' into 'master' 
feat(esp32s31): add bootloader support

Closes IDF-14663

See merge request espressif/esp-idf!48013
 2026-05-06 15:39:48 +08:00
Guillaume Souchere 0ce211539a fix(esp_system): PSRAM stack crash in esp_restart_noos on RISC-V chips 
On RISC-V chips with SPIRAM support (esp32c5, esp32c61, esp32h4, esp32p4,
esp32s31), esp_restart_noos() was disabling the cache while the current
stack pointer could still be in external RAM. Any stack access after cache
disable (function call, local variable spill) would then fault with
"Cache disabled but cached memory region accessed".

Xtensa chips (esp32, esp32s2, esp32s3) already had this guard via the
SET_STACK macro. Add the equivalent for RISC-V:

- Add rv_utils_set_sp() to riscv/rv_utils.h (plain "mv sp, %0" with a
  memory clobber; no window register management needed on RISC-V)
- In each affected system_internal.c, under
  CONFIG_FREERTOS_TASK_CREATE_ALLOW_EXT_MEM, check whether the current
  SP is in PSRAM and if so switch it to the top of internal BSS before
  any cache disable or writeback operation
- Fix xTaskCreateStaticPinnedToCore() stack size argument in the
  spiram_stack test (was passing bytes instead of word count)
- Mark the null-pointer write in func_do_exception() as volatile to
  prevent the compiler from optimizing it away
- Extend the [spiram_stack] tests to RISC-V by sharing fibonacci() and
  the task/finish helpers across architectures, guarding only the
  Xtensa-specific WINDOWBASE/WINDOWSTART prints
 2026-04-28 11:08:55 +02:00
Marius Vikhammer 8ea6a8ef9c feat(esp32s31): add bootloader support 2026-04-28 13:59:33 +08:00
Samuel Obuch 878e041e03 feat(esp_system): stop other core for unicore esp32s31 2026-04-23 08:37:44 +02:00
Marius Vikhammer 5f4161b710 Merge branch 'feature/lockup_debug' into 'master' 
feat(esp_system): add CPU lockup debug support for esp32h4 and esp32s31

See merge request espressif/esp-idf!47630
 2026-04-22 17:52:36 +08:00
Marius Vikhammer 8e2b416c38 feat(esp_system): add CPU lockup debug support for esp32h4 and esp32s31 2026-04-22 11:11:02 +08:00
He Binglin 1714d6a2c4 Merge branch 'feat/esp_idfesp32h4_eco1_sleep_support' into 'master' 
Feat/ESP32H4 ECO1 Sleep Support

Closes PM-633

See merge request espressif/esp-idf!47023
 2026-04-20 15:44:19 +08:00
C.S.M 3c00b1fa54 Merge branch 'feat/bod_bringup_h4' into 'master' 
feat(bod): Add bod support on esp32h4

Closes IDF-12295

See merge request espressif/esp-idf!47657
 2026-04-17 18:30:35 +08:00
yinqingzhao c3da80ee52 feat(wifi): add esp32s31 wifi support 2026-04-16 20:17:07 +08:00
C.S.M e678d76251 feat(brownout): Add brownout support for esp32h4 2026-04-16 16:21:17 +08:00
hebinglin 4b2e135fd0 feat(esp_hw_support): optimize esp32h4 eco1 active current 2026-04-16 12:10:23 +08:00
armando 61eb179368 feat(cache): support cache msync driver and cache panic driver 2026-04-07 07:48:45 +00:00
Song Ruo Jing 8f0e59fadf Merge branch 'feature/esp32s31_clock_support' into 'master' 
feat(clk): support for esp32s31 clock tree

Closes IDF-14696 and IDF-14871

See merge request espressif/esp-idf!47048
 2026-04-03 11:04:42 +08:00
Song Ruo Jing 50051b74a5 feat(clk): support for esp32s31 clock tree 2026-04-02 20:39:59 +08:00
armando 2b582796d3 feat(mmu): s31 support 2026-04-01 11:49:22 +08:00
Wu Zheng Hui 1dbf5247d1 Merge branch 'feat/support_gpio_source_for_more_chips' into 'master' 
feat(esp_hw_support): support GPIO wakeup deepsleep on esp32/esp32s2/esp32s3

Closes PM-666

See merge request espressif/esp-idf!45773
 2026-03-26 11:28:45 +08:00
hebinglin f9078e7538 feat(esp_hw_support): optimize esp32h21 eco1 active current 2026-03-25 15:40:05 +08:00
gaoxu 609a867a91 feat(pmu): h21 eco1 pmu and clk files update 2026-03-25 15:38:49 +08:00
wuzhenghui 708f3ec52d change(esp_hw_support): move esp_deep_sleep_wakeup_io_reset to sleep_gpio.c 2026-03-25 10:49:47 +08:00
Meet Patel c4e2fe2c8b refactor(system): guard WDT with SoC capability macros 
Wrap MWDT-related code under SOC_WDT_SUPPORTED so targets without a main
watchdog can compile.

Add SOC_RTC_WDT_SUPPORTED for RTC watchdog usage (bootloader, slow-clock
paths) and regenerate Kconfig.soc_caps.in. Bootloader RWDT setup stays
under SOC_RTC_WDT_SUPPORTED; MWDT flashboot teardown stays under
SOC_WDT_SUPPORTED.

ESP_INT_WDT, ESP_TASK_WDT_EN, and BOOTLOADER_WDT_ENABLE depend on
SOC_WDT_SUPPORTED where applicable. Build xt_wdt.c only when
SOC_XT_WDT_SUPPORTED. Provide no-op panic WDT helpers when
SOC_WDT_SUPPORTED is disabled.
 2026-03-24 14:57:43 +05:30
wuzhenghui 6f1bea6a5d refactor(esp_system): ind_wdt.c refactor & code clean 
1. introduce reconfigure_ticks function for wdt configuration
 2. move esp32eco3 cache livelock workaround code out from int_wdt.c
 2026-03-18 11:29:51 +08:00
Wu Zheng Hui ad1f0f870b Merge branch 'feat/support_esp32s31_pmu_basic' into 'master' 
feat(esp_hw_support): support esp32s31 pmu basic

Closes IDF-14642

See merge request espressif/esp-idf!45494
 2026-02-24 14:11:27 +08:00
wuzhenghui 3ac387a2d6 feat(esp_hw_support): esp32s31 PMU basic support 2026-02-11 15:03:39 +08:00
Michael (XIAO Xufeng) 3a0f7e9ceb Merge branch 'bugfix/c5_add_freq_restriction_again' into 'master' 
fix(esp_system): limit CPU clock to 160MHz in ESP32-C5 for flash encryption

See merge request espressif/esp-idf!44498
 2026-02-10 11:42:38 +08:00
Island 0d60c16312 Merge branch 'feat/esp_idf_modem_state_reconstruct' into 'master' 
refactor modem clock driver

Closes PM-636

See merge request espressif/esp-idf!44185
 2026-02-06 12:10:58 +08:00
hebinglin 75fd8e7a80 change(esp_hw_support): clean up modem clock inclusion 2026-02-04 11:35:01 +08:00
Alexey Lapshin c0fcd5cbcd fix(panic): fix _bss_end alignment for esp32s2 and esp32s3 2026-01-28 13:01:48 +07:00
Xiao Xufeng 0a6c922059 fix(esp_system): limit CPU clock to 160MHz in ESP32-C5 for flash encryption 
This reverts commit 7145fc9558.
 2026-01-28 11:15:30 +05:30
Marius Vikhammer 7181456a19 Merge branch 'feature/s31_reset_reason_panic_support' into 'master' 
feat(esp32s31): add reset reason and panic handler support

Closes IDF-14672 and IDF-14676

See merge request espressif/esp-idf!45331
 2026-01-26 14:19:53 +08:00
Song Ruo Jing 526bf6176e Merge branch 'feature/esp32c61_flash_psram_timing_tuning' into 'master' 
feat(mspi): support 120MHz flash and psram for esp32c61

Closes IDF-9256, IDF-14918, and IDFCI-3240

See merge request espressif/esp-idf!45012
 2026-01-22 16:36:25 +08:00
morris a4f6980e1f Merge branch 'refactor/create_esp_hal_security' into 'master' 
refactor: Created esp_hal_security component

Closes IDF-14086

See merge request espressif/esp-idf!44253
 2026-01-22 11:56:46 +08:00
Michael (XIAO Xufeng) d01bd52c35 Merge branch 'feature/support_chip752_pvt_auto_dbias' into 'master' 
feat(c5): support chip752mp pvt auto dbias

Closes IDF-8668

See merge request espressif/esp-idf!39755
 2026-01-22 01:58:21 +08:00
Song Ruo Jing fc4f07abd6 feat(mspi): support 120MHz flash and psram for esp32c61 2026-01-21 14:38:04 +08:00
Aditya Patwardhan eb4a871eca refactor(esp_hal_security): Updated esp_hal_security build and includes 2026-01-21 10:02:44 +05:30