mirror of
https://github.com/espressif/esp-idf.git
synced 2026-10-02 11:10:54 +03:00
refactor(rng): refactor to use hal/ll apis for h2
This commit is contained in:
@@ -1,5 +1,5 @@
|
||||
/*
|
||||
* SPDX-FileCopyrightText: 2022-2023 Espressif Systems (Shanghai) CO LTD
|
||||
* SPDX-FileCopyrightText: 2022-2025 Espressif Systems (Shanghai) CO LTD
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
@@ -30,13 +30,21 @@
|
||||
#define ADC_SAR2_DREF_ADDR_MSB 0x6
|
||||
#define ADC_SAR2_DREF_ADDR_LSB 0x4
|
||||
|
||||
#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR 0x1
|
||||
#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR_MSB 0x3
|
||||
#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR_LSB 0x0
|
||||
#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR 0x1
|
||||
#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR_MSB 0x3
|
||||
#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR_LSB 0x0
|
||||
|
||||
#define ADC_SAR1_INITIAL_CODE_LOW_ADDR 0x0
|
||||
#define ADC_SAR1_INITIAL_CODE_LOW_ADDR_MSB 0x7
|
||||
#define ADC_SAR1_INITIAL_CODE_LOW_ADDR_LSB 0x0
|
||||
#define ADC_SAR1_INITIAL_CODE_LOW_ADDR 0x0
|
||||
#define ADC_SAR1_INITIAL_CODE_LOW_ADDR_MSB 0x7
|
||||
#define ADC_SAR1_INITIAL_CODE_LOW_ADDR_LSB 0x0
|
||||
|
||||
#define ADC_SAR2_INITIAL_CODE_HIGH_ADDR 0x4
|
||||
#define ADC_SAR2_INITIAL_CODE_HIGH_ADDR_MSB 0x3
|
||||
#define ADC_SAR2_INITIAL_CODE_HIGH_ADDR_LSB 0x0
|
||||
|
||||
#define ADC_SAR2_INITIAL_CODE_LOW_ADDR 0x3
|
||||
#define ADC_SAR2_INITIAL_CODE_LOW_ADDR_MSB 0x7
|
||||
#define ADC_SAR2_INITIAL_CODE_LOW_ADDR_LSB 0x0
|
||||
|
||||
#define I2C_SARADC_TSENS_DAC 0x6
|
||||
#define I2C_SARADC_TSENS_DAC_MSB 3
|
||||
@@ -54,22 +62,6 @@
|
||||
#define I2C_SARADC_EN_TOUT_SAR1_BUS_MSB 5
|
||||
#define I2C_SARADC_EN_TOUT_SAR1_BUS_LSB 5
|
||||
|
||||
#define I2C_SARADC_SAR1_INIT_CODE_LSB 0
|
||||
#define I2C_SARADC_SAR1_INIT_CODE_LSB_MSB 7
|
||||
#define I2C_SARADC_SAR1_INIT_CODE_LSB_LSB 0
|
||||
|
||||
#define I2C_SARADC_SAR1_INIT_CODE_MSB 1
|
||||
#define I2C_SARADC_SAR1_INIT_CODE_MSB_MSB 3
|
||||
#define I2C_SARADC_SAR1_INIT_CODE_MSB_LSB 0
|
||||
|
||||
#define I2C_SARADC_SAR2_INIT_CODE_LSB 3
|
||||
#define I2C_SARADC_SAR2_INIT_CODE_LSB_MSB 7
|
||||
#define I2C_SARADC_SAR2_INIT_CODE_LSB_LSB 0
|
||||
|
||||
#define I2C_SARADC_SAR2_INIT_CODE_MSB 4
|
||||
#define I2C_SARADC_SAR2_INIT_CODE_MSB_MSB 3
|
||||
#define I2C_SARADC_SAR2_INIT_CODE_MSB_LSB 0
|
||||
|
||||
#define ADC_SAR1_ENCAL_GND_ADDR 0x8
|
||||
#define ADC_SAR1_ENCAL_GND_ADDR_MSB 0x1
|
||||
#define ADC_SAR1_ENCAL_GND_ADDR_LSB 0x1
|
||||
|
||||
Reference in New Issue
Block a user