Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-09-22 13:01:16 +03:00
Code Issues Packages Projects Releases Wiki Activity

feat(riscv_trace): add resync mode validation for existing targets

Browse Source
This commit is contained in:
Erhan Kurubas
2026-08-07 14:38:56 +02:00
parent 91534a8488
commit d3246931b1
5 changed files with 39 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
components/esp_hal_debug_assist/esp32c5/include/hal/riscv_trace_ll.h
View File

@@ -142,6 +142,13 @@ static inline void riscv_trace_ll_set_dm_trigger_ena(trace_dev_t *hw, bool enabl
* Resynchronization
*--------------------------------------------------------------------------*/
/** @brief Whether the resync counter can represent the given mode. */
static inline bool riscv_trace_ll_resync_mode_is_supported(uint32_t mode)
{
return mode == RISCV_TRACE_RESYNC_DISABLED || mode == RISCV_TRACE_RESYNC_PACKET ||
mode == RISCV_TRACE_RESYNC_CYCLE;
}
static inline void riscv_trace_ll_set_resync_mode(trace_dev_t *hw, uint32_t mode)
{
hw->resync_prolonged.resync_mode = mode;