Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 11:10:54 +03:00
Code Issues Packages Projects Releases Wiki Activity

fix(esp_hal_usb): Fix internal PHY default settings

Browse Source
This commit is contained in:
peter.marcisovsky
2026-05-21 19:56:32 +08:00
committed by BOT
parent d7a2e15164
commit c4b57d67aa
5 changed files with 61 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_hal_usb/esp32h4/include/hal/usb_wrap_ll.h
+15 -1
View File
@@ -1,5 +1,5 @@
/*
* SPDX-FileCopyrightText: 2025 Espressif Systems (Shanghai) CO LTD
* SPDX-FileCopyrightText: 2025-2026 Espressif Systems (Shanghai) CO LTD
*
* SPDX-License-Identifier: Apache-2.0
*/
@@ -172,6 +172,20 @@ FORCE_INLINE_ATTR void usb_wrap_ll_phy_set_tx_edge(usb_wrap_dev_t *hw, bool clk_
(void)clk_neg_edge;
}
/**
* @brief Route internal FSLS PHY AHB/PHY clock gating to DWC2
*
* Clears clock force-on bits so DWC2 can gate the internal PHY clocks during
* port suspend and internal clock gating.
*
* @param hw Start address of the USB Wrap registers
*/
FORCE_INLINE_ATTR void usb_wrap_ll_enable_automatic_phy_control(usb_wrap_dev_t *hw)
{
hw->wrap_otg_conf.wrap_ahb_clk_force_on = 0;
hw->wrap_otg_conf.wrap_phy_clk_force_on = 0;
}
/* ------------------------------ USB PHY Test ------------------------------ */
/**