Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-01 10:40:47 +03:00
Code Issues Packages Projects Releases Wiki Activity

fix(rtcio): RTC GPIO configuration should be written if LP IO clock exists

Browse Source
This commit is contained in:
Song Ruo Jing
2026-03-13 14:24:42 +08:00
parent 06b5b96b19
commit ae99294ea3
30 changed files with 221 additions and 124 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/soc/esp32c2/register/soc/io_mux_reg.h
-1
View File
@@ -131,7 +131,6 @@
#define EXT_OSC_SLOW_GPIO_NUM 0
#define MAX_RTC_GPIO_NUM 5
#define MAX_PAD_GPIO_NUM 20
#define MAX_GPIO_NUM 24
#define DIG_IO_HOLD_BIT_SHIFT 0
components/soc/esp32c3/register/soc/io_mux_reg.h
-1
View File
@@ -140,7 +140,6 @@
#define USB_INT_PHY0_DM_GPIO_NUM 18
#define USB_INT_PHY0_DP_GPIO_NUM 19
#define MAX_RTC_GPIO_NUM 5
#define MAX_PAD_GPIO_NUM 21
#define MAX_GPIO_NUM 25
components/soc/esp32c5/register/soc/io_mux_reg.h
-1
View File
@@ -143,7 +143,6 @@ extern "C" {
#define EXT_OSC_SLOW_GPIO_NUM 0
#define MAX_RTC_GPIO_NUM 6
#define MAX_PAD_GPIO_NUM 28
#define MAX_GPIO_NUM 32
#define DIG_IO_HOLD_BIT_SHIFT 32
components/soc/esp32c6/register/soc/io_mux_reg.h
-1
View File
@@ -148,7 +148,6 @@
#define EXT_OSC_SLOW_GPIO_NUM 0
#define MAX_RTC_GPIO_NUM 7
#define MAX_PAD_GPIO_NUM 30
#define MAX_GPIO_NUM 34
#define DIG_IO_HOLD_BIT_SHIFT 32
components/soc/esp32c61/register/soc/io_mux_reg.h
-1
View File
@@ -111,7 +111,6 @@ extern "C" {
#define EXT_OSC_SLOW_GPIO_NUM 0
#define MAX_RTC_GPIO_NUM 6
#define MAX_PAD_GPIO_NUM 29
#define MAX_GPIO_NUM 33
components/soc/esp32h2/register/soc/io_mux_reg.h
-1
View File
@@ -160,7 +160,6 @@
#define EXT_OSC_SLOW_GPIO_NUM 13
#define MAX_RTC_GPIO_NUM 14 // GPIO7~14 are the pads with LP function
#define MAX_PAD_GPIO_NUM 27
#define MAX_GPIO_NUM 31
components/soc/esp32h21/register/soc/io_mux_reg.h
-1
View File
@@ -147,7 +147,6 @@ extern "C" {
#define EXT_OSC_SLOW_GPIO_NUM 6
#define MAX_RTC_GPIO_NUM 11 // GPIO5~11 are the pads with LP function
#define MAX_PAD_GPIO_NUM 25
#define MAX_GPIO_NUM 29
components/soc/esp32h4/register/soc/io_mux_reg.h
+1 -1
View File
@@ -154,7 +154,7 @@ extern "C" {
#define GPIO_PAD_SET_DRV(num, drv) PIN_SET_DRV(IOMUX_REG_GPIO##num, drv)
#define EXT_OSC_SLOW_GPIO_NUM 0
#define MAX_RTC_GPIO_NUM 5
#define MAX_PAD_GPIO_NUM 39
#define MAX_GPIO_NUM 43
components/soc/esp32p4/register/hw_ver1/soc/io_mux_reg.h
-1
View File
@@ -194,7 +194,6 @@
#define EXT_OSC_SLOW_GPIO_NUM 0 // XTAL_32K_N
#define MAX_RTC_GPIO_NUM 15
#define MAX_PAD_GPIO_NUM 54
#define MAX_GPIO_NUM 56
components/soc/esp32p4/register/hw_ver3/soc/io_mux_reg.h
-1
View File
@@ -192,7 +192,6 @@
#define USB_OTG_INT_PHY_DM_GPIO_NUM USB_INT_PHY1_DM_GPIO_NUM
#define USB_OTG_INT_PHY_DP_GPIO_NUM USB_INT_PHY1_DP_GPIO_NUM
#define MAX_RTC_GPIO_NUM 15
#define MAX_PAD_GPIO_NUM 54
#define MAX_GPIO_NUM 56
components/soc/esp32s2/register/soc/io_mux_reg.h
-1
View File
@@ -156,7 +156,6 @@
#define SPI_D7_GPIO_NUM 36
#define SPI_DQS_GPIO_NUM 37
#define MAX_RTC_GPIO_NUM 21
#define MAX_PAD_GPIO_NUM 46
#define MAX_GPIO_NUM 53
components/soc/esp32s3/register/soc/io_mux_reg.h
-1
View File
@@ -166,7 +166,6 @@
#define XTAL32K_P_GPIO_NUM 15
#define XTAL32K_N_GPIO_NUM 16
#define MAX_RTC_GPIO_NUM 21
#define MAX_PAD_GPIO_NUM 48
#define MAX_GPIO_NUM 53