Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 03:00:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

fix(usb_phy): Fixed USB PHY clock during low-power modes

Browse Source 
On ESP32-S3, USB PHY is clocked from BBPLL,
however if the BBPLL is not used as CPU clock source,
the power management unit can turn it off.
This commit registers USB as BBPLL consumer so it is not turned off.

Closes https://github.com/espressif/esp-idf/issues/15451
This commit is contained in:
Tomas Rezucha
2026-09-08 14:47:25 +02:00
parent b10ae7f167
commit 994d2b4203
4 changed files with 37 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_hw_support/include/esp_private/rtc_clk.h
+3 -2
View File
@@ -45,9 +45,10 @@ void rtc_clk_cpu_freq_set_xtal_for_sleep(void);
/**
* @brief Notify that the BBPLL has a new in-use consumer
*
* Currently, this function is only used for tracking whether USB Serial/JTAG is using the 48MHz PHY clock
* Currently, this function is used for tracking whether USB PHY is using the 48MHz PHY clock.
*
* Note: Calling this function only helps to not disable the BBPLL clock in `rtc_clk_cpu_freq_set_config`.
* The first consumer enables BBPLL analog power. Later `rtc_clk_cpu_freq_set_config` will not
* disable BBPLL while any consumer remains.
*/
void rtc_clk_bbpll_add_consumer(void);