Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-01 18:50:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

feat(ble): add config for reserved controller memory on ESP32C6 and ESP32H2

Browse Source 
(cherry picked from commit 4418d5da82)

Co-authored-by: cjin <jinchen@espressif.com>
This commit is contained in:
Zhao Wei Liang
2026-02-05 15:13:37 +08:00
co-authored by cjin
parent 7c84a32e8c
commit 89cd09ec26
5 changed files with 50 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/bt/controller/esp32h2/ble.c
+6
View File
@@ -120,6 +120,12 @@ void ble_stack_enableVsCmds(bool en)
log_stack_enableLogsRelatedVsCmd(en);
hci_stack_enableSetVsEvtMaskVsCmd(en);
winWiden_stack_enableSetConstPeerScaVsCmd(en);
#if DEFAULT_BT_SCAN_ALLOW_ENH_ADI_FILTER
scan_stack_enableSetScanADIOnlyFilterVsCmd(en);
#endif // DEFAULT_BT_SCAN_ALLOW_ENH_ADI_FILTER
#if DEFAULT_BT_ADV_SEND_CONSTANT_DID
extAdv_stack_setExtAdvConstantDidVsCmd(en);
#endif // DEFAULT_BT_ADV_SEND_CONSTANT_DID
}
void ble_stack_enableVsEvents(bool en)
components/bt/controller/esp32h2/esp_bt_cfg.h
+14
View File
@@ -292,6 +292,20 @@ extern "C" {
#define DEFAULT_BT_LE_HCI_UART_PARITY (0)
#endif
#ifdef CONFIG_BT_LE_CTRL_ADV_FAST_TX_EN
#define DEFAULT_BT_LE_CTRL_ENH_MEM_RESV_ADV (1<<0)
#else
#define DEFAULT_BT_LE_CTRL_ENH_MEM_RESV_ADV (0)
#endif
#define DEFAULT_BT_LE_CTRL_ENH_MEM_RESV_FLAGS DEFAULT_BT_LE_CTRL_ENH_MEM_RESV_ADV
#ifdef CONFIG_BT_LE_CTRL_ADV_FAST_TX_EN
#define DEFAULT_BT_LE_CTRL_RXBUF_MEM_RESV CONFIG_BT_LE_CTRL_ADV_FAST_TX_EN
#else
#define DEFAULT_BT_LE_CTRL_RXBUF_MEM_RESV (0)
#endif
/* Unchanged configuration */
#define BLE_LL_CTRL_PROC_TIMEOUT_MS_N (40000) /* ms */