mirror of
https://github.com/espressif/esp-idf.git
synced 2026-10-02 11:10:54 +03:00
feat(esp_hw_support): isolate all digital io to suppress pad leakage on TOP pd sleep
This commit is contained in:
@@ -10,12 +10,12 @@
|
||||
// On S31, SPI pins defined here are all wrong. these pins are individual pins, don't use normal GPIO pins anymore.
|
||||
#define GPIO_NUM_INVALID -1
|
||||
#define MSPI_IOMUX_PIN_NUM_CS1 GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_HD GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_WP GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_CS0 GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_CLK GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_MISO GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_MOSI GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_HD 30
|
||||
#define MSPI_IOMUX_PIN_NUM_WP 28
|
||||
#define MSPI_IOMUX_PIN_NUM_CS0 26
|
||||
#define MSPI_IOMUX_PIN_NUM_CLK 31
|
||||
#define MSPI_IOMUX_PIN_NUM_MISO 27
|
||||
#define MSPI_IOMUX_PIN_NUM_MOSI 32
|
||||
#define MSPI_IOMUX_PIN_NUM_D4 GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_D5 GPIO_NUM_INVALID
|
||||
#define MSPI_IOMUX_PIN_NUM_D6 GPIO_NUM_INVALID
|
||||
|
||||
Reference in New Issue
Block a user