Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-01 18:50:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

refactor(uart): clean up uart soc_caps

Browse Source
This commit is contained in:
Song Ruo Jing
2026-01-04 16:02:57 +08:00
parent a0c91ea082
commit 6eec16cf66
46 changed files with 67 additions and 160 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_hal_uart/esp32c5/include/hal/uart_ll.h
+1 -1
View File
@@ -40,7 +40,7 @@
#define UART_LL_INTR_MASK (0x7ffff) //All interrupt mask
#define UART_LL_FSM_IDLE (0x0)
#define UART_LL_FSM_TX_WAIT_SEND (0xf)
#define UART_LL_FSM_TX_WAIT_SEND (0xf) // UART has an extra TX_WAIT_SEND state when the FIFO is not empty and XOFF is enabled
#define UART_LL_PCR_REG_U32_SET(hw, reg_suffix, field_suffix, val) \
if ((hw) == &UART0) { \