mirror of
https://github.com/espressif/esp-idf.git
synced 2026-09-22 13:01:16 +03:00
feat(spi): support data output inversion
This commit is contained in:
@@ -465,6 +465,10 @@ To have better control of the calling sequence of functions, send mixed transact
|
||||
GPIO Matrix and IO_MUX
|
||||
^^^^^^^^^^^^^^^^^^^^^^
|
||||
|
||||
.. note::
|
||||
|
||||
Enabling :c:macro:`SPICOMMON_BUSFLAG_DATA_OUT_INV` forces all configured SPI bus signals through the GPIO Matrix, even when dedicated IO_MUX pins are selected. Since the GPIO Matrix and IO_MUX have target-specific timing and frequency differences, consider the limitations described below when selecting the SPI clock frequency.
|
||||
|
||||
.. only:: esp32
|
||||
|
||||
Most of ESP32's peripheral signals have a direct connection to their dedicated IO_MUX pins. However, the signals can also be routed to any other available pins using the less direct GPIO matrix. If at least one signal is routed through the GPIO matrix, then all signals will be routed through it.
|
||||
|
||||
@@ -465,6 +465,10 @@ ISR 会干扰飞行中的轮询传输事务,以适应中断传输事务。在
|
||||
GPIO 矩阵与 IO_MUX 管脚
|
||||
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
|
||||
|
||||
.. note::
|
||||
|
||||
启用 :c:macro:`SPICOMMON_BUSFLAG_DATA_OUT_INV` 后,即使选择了专用 IO_MUX 管脚,驱动也会强制所有已配置的 SPI 总线信号通过 GPIO 矩阵。由于不同芯片的 GPIO 矩阵和 IO_MUX 存在不同的时序和频率限制,选择 SPI 时钟频率时应考虑下文所述限制。
|
||||
|
||||
.. only:: esp32
|
||||
|
||||
ESP32 的多数外设信号都直接与之专用的 IO_MUX 管脚连接,但这些信号也可以通过 GPIO 交换矩阵传输到任何其他可用的管脚。只要有一个信号通过 GPIO 交换矩阵传输,那么所有的信号都将通由其传输。
|
||||
|
||||
Reference in New Issue
Block a user