mirror of
https://github.com/espressif/esp-idf.git
synced 2026-10-02 11:10:54 +03:00
feat(bootloader): use CPLL/4 as flash default 80M clock source
This commit is contained in:
+2
-2
@@ -47,9 +47,9 @@ void IRAM_ATTR bootloader_flash_cs_timing_config(void)
|
|||||||
void IRAM_ATTR bootloader_init_mspi_clock(void)
|
void IRAM_ATTR bootloader_init_mspi_clock(void)
|
||||||
{
|
{
|
||||||
cache_hal_disable(CACHE_LL_LEVEL_EXT_MEM, CACHE_TYPE_ALL);
|
cache_hal_disable(CACHE_LL_LEVEL_EXT_MEM, CACHE_TYPE_ALL);
|
||||||
clk_ll_bbpll_enable();
|
clk_ll_cpll_enable();
|
||||||
_mspi_timing_ll_set_flash_core_clock(0, 80);
|
_mspi_timing_ll_set_flash_core_clock(0, 80);
|
||||||
_mspi_timing_ll_set_flash_clk_src(0, FLASH_CLK_SRC_BBPLL);
|
_mspi_timing_ll_set_flash_clk_src(0, FLASH_CLK_SRC_CPLL);
|
||||||
cache_hal_enable(CACHE_LL_LEVEL_EXT_MEM, CACHE_TYPE_ALL);
|
cache_hal_enable(CACHE_LL_LEVEL_EXT_MEM, CACHE_TYPE_ALL);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|||||||
@@ -48,7 +48,7 @@ extern "C" {
|
|||||||
#define MSPI_LL_PERIPH_NUM 4
|
#define MSPI_LL_PERIPH_NUM 4
|
||||||
#define MSPI_TIMING_LL_MSPI_ID_0 0
|
#define MSPI_TIMING_LL_MSPI_ID_0 0
|
||||||
#define MSPI_TIMING_LL_MSPI_ID_1 1
|
#define MSPI_TIMING_LL_MSPI_ID_1 1
|
||||||
#define MSPI_TIMING_LL_FLASH_CORE_80M_CLK_DIV 6
|
#define MSPI_TIMING_LL_FLASH_CORE_80M_CLK_DIV 4
|
||||||
|
|
||||||
// PSRAM frequency should be constrained by AXI frequency to avoid FIFO underflow.
|
// PSRAM frequency should be constrained by AXI frequency to avoid FIFO underflow.
|
||||||
#define MSPI_TIMING_LL_PSRAM_FREQ_AXI_CONSTRAINED 1
|
#define MSPI_TIMING_LL_PSRAM_FREQ_AXI_CONSTRAINED 1
|
||||||
|
|||||||
@@ -425,7 +425,7 @@ typedef enum {
|
|||||||
* @brief Type of FLASH clock source.
|
* @brief Type of FLASH clock source.
|
||||||
*/
|
*/
|
||||||
typedef enum {
|
typedef enum {
|
||||||
FLASH_CLK_SRC_DEFAULT = SOC_MOD_CLK_BBPLL, /*!< Select SOC_MOD_CLK_BBPLL as FLASH source clock */
|
FLASH_CLK_SRC_DEFAULT = SOC_MOD_CLK_CPLL, /*!< Select SOC_MOD_CLK_CPLL as FLASH source clock */
|
||||||
FLASH_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select SOC_MOD_CLK_XTAL as FLASH source clock */
|
FLASH_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL, /*!< Select SOC_MOD_CLK_XTAL as FLASH source clock */
|
||||||
FLASH_CLK_SRC_CPLL = SOC_MOD_CLK_CPLL, /*!< Select SOC_MOD_CLK_CPLL as FLASH source clock */
|
FLASH_CLK_SRC_CPLL = SOC_MOD_CLK_CPLL, /*!< Select SOC_MOD_CLK_CPLL as FLASH source clock */
|
||||||
FLASH_CLK_SRC_BBPLL = SOC_MOD_CLK_BBPLL, /*!< Select SOC_MOD_CLK_BBPLL as FLASH source clock */
|
FLASH_CLK_SRC_BBPLL = SOC_MOD_CLK_BBPLL, /*!< Select SOC_MOD_CLK_BBPLL as FLASH source clock */
|
||||||
|
|||||||
Reference in New Issue
Block a user