Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 11:10:54 +03:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'refactor/spi_flash_private_v6.0' into 'release/v6.0'

Browse Source 
refactor(spi_flash): reorganize header files, improve encapsulation and simplify ROM implementation (v6.0)

See merge request espressif/esp-idf!45488
This commit is contained in:
Jiang Jiang Jian
2026-02-02 10:57:34 +08:00
parent ade2c48169 34035b0e7c
commit 31056d5db9
89 changed files with 566 additions and 378 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_hal_mspi/esp32c5/include/hal/mspi_ll.h
+3
View File
@@ -38,6 +38,9 @@ extern "C" {
#define MSPI_LL_CORE_CLOCK_120_MHZ 120
#define MSPI_TIMING_LL_CORE_CLOCK_MHZ_DEFAULT MSPI_LL_CORE_CLOCK_80_MHZ
// PSRAM frequency should be constrained by AXI frequency to avoid FIFO underflow.
#define MSPI_TIMING_LL_PSRAM_FREQ_AXI_CONSTRAINED 1
/*---------------------------------------------------------------
MSPI
---------------------------------------------------------------*/
components/esp_hal_mspi/esp32c61/include/hal/mspi_ll.h
+3
View File
@@ -38,6 +38,9 @@ extern "C" {
#define MSPI_LL_CORE_CLOCK_120_MHZ 120
#define MSPI_TIMING_LL_CORE_CLOCK_MHZ_DEFAULT MSPI_LL_CORE_CLOCK_80_MHZ
// PSRAM frequency should be constrained by AXI frequency to avoid FIFO underflow.
#define MSPI_TIMING_LL_PSRAM_FREQ_AXI_CONSTRAINED 1
/************************** MSPI pll clock configurations **************************/
/*
components/esp_hal_mspi/esp32h4/include/hal/mspi_ll.h
+3
View File
@@ -28,6 +28,9 @@
//TODO: [ESP32H4] IDF-12390 inherited from verification branch, need check
// PSRAM frequency should be constrained by AXI frequency to avoid FIFO underflow.
#define MSPI_TIMING_LL_PSRAM_FREQ_AXI_CONSTRAINED 1
#ifdef __cplusplus
extern "C" {
#endif
components/esp_hal_mspi/esp32p4/include/hal/mspi_ll.h
+3
View File
@@ -48,6 +48,9 @@ extern "C" {
#define MSPI_TIMING_LL_MSPI_ID_0 0
#define MSPI_TIMING_LL_MSPI_ID_1 1
// PSRAM frequency should be constrained by AXI frequency to avoid FIFO underflow.
#define MSPI_TIMING_LL_PSRAM_FREQ_AXI_CONSTRAINED 1
#define MSPI_TIMING_LL_HP_FLASH_CORE_CLK_DIV 4
#define MSPI_TIMING_LL_LP_FLASH_CORE_CLK_DIV 6
#define MSPI_TIMING_LL_FLASH_FDUMMY_RIN_SUPPORTED 1