ci(parlio_rx): fixed the parlio rx spi test case

This commit is contained in:
Chen Jichang
2026-07-30 11:35:35 +08:00
parent 6c0c836148
commit 2dd14289c3
18 changed files with 110 additions and 199 deletions
@@ -74,6 +74,7 @@ static inline void parlio_ll_enable_bus_clock(int group_id, bool enable)
*
* @param group_id The group id of the parlio module
*/
__attribute__((always_inline))
static inline void parlio_ll_reset_register(int group_id)
{
(void)group_id;
@@ -89,6 +90,7 @@ static inline void parlio_ll_reset_register(int group_id)
* @param dev Parallel IO register base address
* @param src Clock source
*/
__attribute__((always_inline))
static inline void parlio_ll_rx_set_clock_source(parl_io_dev_t *dev, parlio_clock_source_t src)
{
(void)dev;
@@ -72,6 +72,7 @@ static inline void parlio_ll_enable_bus_clock(int group_id, bool enable)
*
* @param group_id The group id of the parlio module
*/
__attribute__((always_inline))
static inline void parlio_ll_reset_register(int group_id)
{
(void)group_id;
@@ -87,6 +88,7 @@ static inline void parlio_ll_reset_register(int group_id)
* @param dev Parallel IO register base address
* @param src Clock source
*/
__attribute__((always_inline))
static inline void parlio_ll_rx_set_clock_source(parl_io_dev_t *dev, parlio_clock_source_t src)
{
(void)dev;
@@ -76,6 +76,7 @@ static inline void parlio_ll_enable_bus_clock(int group_id, bool enable)
*
* @param group_id The group id of the parlio module
*/
__attribute__((always_inline))
static inline void parlio_ll_reset_register(int group_id)
{
(void)group_id;
@@ -91,6 +92,7 @@ static inline void parlio_ll_reset_register(int group_id)
* @param dev Parallel IO register base address
* @param src Clock source
*/
__attribute__((always_inline))
static inline void parlio_ll_rx_set_clock_source(parl_io_dev_t *dev, parlio_clock_source_t src)
{
(void)dev;
@@ -74,6 +74,7 @@ static inline void parlio_ll_enable_bus_clock(int group_id, bool enable)
*
* @param group_id The group id of the parlio module
*/
__attribute__((always_inline))
static inline void parlio_ll_reset_register(int group_id)
{
(void)group_id;
@@ -89,6 +90,7 @@ static inline void parlio_ll_reset_register(int group_id)
* @param dev Parallel IO register base address
* @param src Clock source
*/
__attribute__((always_inline))
static inline void parlio_ll_rx_set_clock_source(parl_io_dev_t *dev, parlio_clock_source_t src)
{
(void)dev;
@@ -92,6 +92,7 @@ static inline void _parlio_ll_enable_bus_clock(int group_id, bool enable)
*
* @param group_id The group id of the parlio module
*/
__attribute__((always_inline))
static inline void _parlio_ll_reset_register(int group_id)
{
(void)group_id;
@@ -114,6 +115,7 @@ static inline void _parlio_ll_reset_register(int group_id)
* @param dev Parallel IO register base address
* @param src Clock source
*/
__attribute__((always_inline))
static inline void _parlio_ll_rx_set_clock_source(parl_io_dev_t *dev, parlio_clock_source_t src)
{
(void)dev;