bugfix: fix wifi loss packet and missing interrupt issues when switching root clock source

This commit is contained in:
sibeibei
2026-05-06 15:49:47 +08:00
committed by BOT
parent 8d46db9b42
commit 2cf2d1f1a5
5 changed files with 37 additions and 0 deletions
@@ -1487,6 +1487,10 @@ config SOC_RCC_IS_INDEPENDENT
bool
default y
config SOC_CLK_ROOT_CLK_SWITCH_PROTECT
bool
default y
config SOC_CLK_ANA_I2C_MST_DEPENDS_ON_MODEM_APB
bool
default y
@@ -603,6 +603,8 @@
#define SOC_RCC_IS_INDEPENDENT 1 /*!< Reset and Clock Control is independent, thanks to the PCR registers */
#define SOC_CLK_ROOT_CLK_SWITCH_PROTECT 1 /*!< Need to bypass root clock auto gating during 240M/160M PLL switch */
#define SOC_CLK_ANA_I2C_MST_DEPENDS_ON_MODEM_APB (1) /*!< Analog I2C master clock depends on CLK_160M_REF on clock tree */
/*-------------------------- Temperature Sensor CAPS -------------------------------------*/