Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 03:00:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'fix/h4-esp-timer-latency_v6.0' into 'release/v6.0'

Browse Source 
test(esp_timer): increase H4 callback latency limit (v6.0)

See merge request espressif/esp-idf!49696
This commit is contained in:
Marius Vikhammer
2026-06-29 10:30:25 +08:00
parent 788de74e43 53be90b9cb
commit 20febcced2
1 changed files with 8 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_timer/test_apps/main/test_esp_timer.c
+8 -2
View File
@@ -885,11 +885,17 @@ TEST_CASE("Test a latency between a call of callback and real event", "[esp_time
} }
int diff = callback_time - expected_time; int diff = callback_time - expected_time;
esp_rom_printf(DRAM_STR("%d us\n"), diff); esp_rom_printf(DRAM_STR("%d us\n"), diff);
#ifndef CONFIG_IDF_ENV_FPGA #ifndef CONFIG_IDF_ENV_FPGA
if (i != 0) { if (i != 0) {
#if CONFIG_IDF_TARGET_ESP32H4
// H4 runs this test at 96 MHz, and multicore task dispatch adds extra latency.
const int max_latency_us = 60;
#else
const int max_latency_us = 50;
#endif
// skip the first measurement // skip the first measurement
// if CPU_FREQ = 240MHz. 14 - 16us TEST_ASSERT_LESS_OR_EQUAL(max_latency_us, diff);
TEST_ASSERT_LESS_OR_EQUAL(50, diff);
} }
#endif // not CONFIG_IDF_ENV_FPGA #endif // not CONFIG_IDF_ENV_FPGA
} }