Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 11:10:54 +03:00
Code Issues Packages Projects Releases Wiki Activity

fix(freertos): ZCMP workaround: restore RISC-V interrupt threshold after enabling

Browse Source
This commit is contained in:
Alexey Lapshin
2026-08-31 11:35:35 +08:00
committed by BOT
parent da344a7d59
commit 1e51e9a601
2 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
+1 -1
View File
@@ -300,8 +300,8 @@ BaseType_t xPortStartScheduler(void)
/* Setup the hardware to generate the tick. */ /* Setup the hardware to generate the tick. */
vPortSetupTimer(); vPortSetupTimer();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
rv_utils_intr_global_enable(); rv_utils_intr_global_enable();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
vPortYield(); vPortYield();
components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
+1 -1
View File
@@ -170,8 +170,8 @@ BaseType_t xPortStartScheduler(void)
/* Setup the hardware to generate the tick. */ /* Setup the hardware to generate the tick. */
vPortSetupTimer(); vPortSetupTimer();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
rv_utils_intr_global_enable(); rv_utils_intr_global_enable();
esprv_int_set_threshold(RVHAL_INTR_ENABLE_THRESH); /* set global interrupt masking level */
vPortYield(); vPortYield();