Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 03:00:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

bugfix: fix wifi loss packet and missing interrupt issues when switching root clock source

Browse Source
This commit is contained in:
sibeibei
2026-05-12 15:37:53 +08:00
parent aa2bd15d46
commit 1d16c0fbad
5 changed files with 37 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_hw_support/port/esp32c5/include/soc/rtc.h
+10
View File
@@ -338,6 +338,16 @@ void rtc_clk_cpu_freq_set_config(const rtc_cpu_freq_config_t *config);
*/
void rtc_clk_cpu_freq_set_config_fast(const rtc_cpu_freq_config_t *config);
#if SOC_CLK_ROOT_CLK_SWITCH_PROTECT
/**
* @brief Enable/disable root clock auto gating bypass for 240M/160M PLL switch
* @param new_config Target cpu frequency config
* @param old_config Current cpu frequency config
* @param enable true to enable, false to disable
*/
void rtc_clk_root_clk_switch_protect(const rtc_cpu_freq_config_t *new_config, const rtc_cpu_freq_config_t *old_config, bool enable);
#endif
/**
* @brief Get the currently used CPU frequency configuration
* @param[out] out_config Output, CPU frequency configuration structure
components/esp_hw_support/port/esp32c5/rtc_clk.c
+10
View File
@@ -350,6 +350,16 @@ static void rtc_clk_update_pll_state_on_cpu_src_switching_end(soc_cpu_clk_src_t
}
}
#if SOC_CLK_ROOT_CLK_SWITCH_PROTECT
void rtc_clk_root_clk_switch_protect(const rtc_cpu_freq_config_t *new_config, const rtc_cpu_freq_config_t *old_config, bool enable)
{
if ((new_config->source == SOC_CPU_CLK_SRC_PLL_F160M && old_config->source == SOC_CPU_CLK_SRC_PLL_F240M) ||
(new_config->source == SOC_CPU_CLK_SRC_PLL_F240M && old_config->source == SOC_CPU_CLK_SRC_PLL_F160M)) {
clk_ll_soc_root_clk_auto_gating_bypass(enable);
}
}
#endif
void rtc_clk_cpu_freq_set_config(const rtc_cpu_freq_config_t *config)
{
soc_cpu_clk_src_t old_cpu_clk_src = clk_ll_cpu_get_src();