Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 03:00:34 +03:00
Code Issues Packages Projects Releases Wiki Activity

Merge branch 'fix/i2c_fsm_reset_sequence_v5.3' into 'release/v5.3'

Browse Source 
fix(i2c): reset master before bus clear on chips without HW FSM reset (v5.3)

See merge request espressif/esp-idf!47510
This commit is contained in:
morris
2026-04-17 16:21:02 +08:00
parent fcebcd913e d93f1f5ef6
commit 06135ef56c
1 changed files with 6 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/esp_driver_i2c/i2c_master.c
+6 -5
View File
@@ -123,11 +123,8 @@ static esp_err_t s_i2c_hw_fsm_reset(i2c_master_bus_handle_t i2c_master, bool cle
i2c_hal_get_timing_config(hal, &timing_config);
i2c_ll_master_get_filter(hal->dev, &filter_cfg);
//to reset the I2C hw module, we need re-enable the hw
if (clear_bus) {
ret = s_i2c_master_clear_bus(i2c_master->base);
}
I2C_RCC_ATOMIC() {
// Run bus clear after reset and interrupt masking; reconnecting pins must not wake a stuck FSM.
PERIPH_RCC_ATOMIC() {
i2c_ll_reset_register(i2c_master->base->port_num);
}
@@ -140,6 +137,10 @@ static esp_err_t s_i2c_hw_fsm_reset(i2c_master_bus_handle_t i2c_master, bool cle
i2c_ll_clear_intr_mask(hal->dev, I2C_LL_INTR_MASK);
i2c_hal_set_timing_config(hal, &timing_config);
i2c_ll_master_set_filter(hal->dev, filter_cfg);
if (clear_bus) {
ret = s_i2c_master_clear_bus(i2c_master->base);
}
#else
i2c_ll_master_fsm_rst(hal->dev);
if (clear_bus) {