Mirrors/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf.git synced 2026-10-02 11:10:54 +03:00
Code Issues Packages Projects Releases Wiki Activity

feat(soc): Added soc capabilities related to RNG for ESP32C5

Browse Source
This commit is contained in:
Aditya Patwardhan
2025-07-23 14:22:09 +05:30
parent 6f7ca07018
commit 03ffe90f95
5 changed files with 34 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
components/soc/esp32c5/include/soc/Kconfig.soc_caps.in
+12
View File
@@ -1491,6 +1491,14 @@ config SOC_CRYPTO_DPA_PROTECTION_SUPPORTED
bool
default y
config SOC_RNG_BUF_CHAIN_ENTROPY_SOURCE
bool
default y
config SOC_RNG_RTC_TIMER_ENTROPY_SOURCE
bool
default y
config SOC_UART_NUM
int
default 3
@@ -1703,6 +1711,10 @@ config SOC_MODEM_CLOCK_IS_INDEPENDENT
bool
default y
config SOC_RNG_CLOCK_IS_INDEPENDENT
bool
default y
config SOC_CLK_XTAL32K_SUPPORTED
bool
default y
components/soc/esp32c5/include/soc/soc_caps.h
+5
View File
@@ -585,6 +585,10 @@
/*------------------------ Anti DPA (Security) CAPS --------------------------*/
#define SOC_CRYPTO_DPA_PROTECTION_SUPPORTED 1
/*-------------------------- RNG CAPS ---------------------------------------*/
#define SOC_RNG_BUF_CHAIN_ENTROPY_SOURCE 1
#define SOC_RNG_RTC_TIMER_ENTROPY_SOURCE 1
/*-------------------------- UART CAPS ---------------------------------------*/
// ESP32-C5 has 3 UARTs (2 HP UART, and 1 LP UART)
#define SOC_UART_NUM (3)
@@ -669,6 +673,7 @@
/*-------------------------- CLOCK SUBSYSTEM CAPS ----------------------------------------*/
#define SOC_CLK_RC_FAST_SUPPORT_CALIBRATION (1)
#define SOC_MODEM_CLOCK_IS_INDEPENDENT (1)
#define SOC_RNG_CLOCK_IS_INDEPENDENT (1)
#define SOC_CLK_XTAL32K_SUPPORTED (1) /*!< Support to connect an external low frequency crystal */
#define SOC_CLK_OSC_SLOW_SUPPORTED (1) /*!< Support to connect an external oscillator, not a crystal */